Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > CPLDs (Complex Programmable Logic Devices)

Infineon Technologies CY37128P160-125AXC

Name: CY37128P160-125AXC
Brand: Infineon Technologies
SKU: CY37128P160-125AXC
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: CY37128P160-125AXC

Manufacturer:: Infineon Technologies

Category:: CPLDs (Complex Programmable Logic Devices)

Package:: 160-LQFP

Datasheet:: CY37128P160-125AXC.pdf

Description:: IC CPLD 128MC 10NS 160TQFP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,401

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

CY37128P160-125AXC from Cypress Semiconductor is a 128-macrocell In-System Reprogrammable (ISR™) Complex Programmable Logic Device (CPLD) in the Ultra37000 family, operating at 5V with 160-pin TQFP packaging. It delivers 125 MHz maximum frequency (f_MAX) and 6.5 ns propagation delay (t_PD), supports PCI Local Bus electrical compliance, features four synchronous clocks per logic block, and enables product-term-based asynchronous clocking for flexible state-machine and glue-logic implementation in industrial control backplanes.

For engineers reviewing the CY37128P160-125AXC datasheet, CY37128P160-125AXC pinout, CY37128P160-125AXC application, or CY37128P160-125AXC equivalent, key selection criteria include macrocell count, I/O pin count (128), JTAG-based ISR capability, programmable bus-hold on all I/Os, and timing consistency across design iterations without pinout or timing revalidation.

Technical Context

The device implements a modular architecture with multiple logic blocks interconnected via a fully global Programmable Interconnect Matrix (PIM), eliminating route-dependent delays. Each logic block contains a 72 × 87 product term array, intelligent product term allocator (0–16 terms per macrocell), and 16 macrocells-supporting combinatorial, registered, latched, or T/D-flip-flop configurations with programmable polarity for set/reset/clock signals.

It provides five dedicated input pins-including four configurable as clock inputs-with user-selectable clock polarity and dual-mode (fast/slow) slew-rate control per output. All I/Os support programmable bus-hold, enabling high-impedance state retention without external pull-ups, and VCCO pins allow mixed 3.3V/5V I/O interfacing while maintaining 5V core operation and programming voltage.

Key Specifications

Parameter	Value and Actual Design Meaning
Macrocell Count	128 macrocells distributed across logic blocks; determines maximum combinational/sequential logic capacity.
Maximum Frequency (f_MAX)	125 MHz; defines highest reliable synchronous clock rate for registered logic paths.
Propagation Delay (t_PD)	6.5 ns; worst-case input-to-output delay for critical path timing closure.
I/O Pins	128 user-configurable I/Os with bus-hold, slew-rate control, and 5V-tolerant 3.3V/5V I/O levels.
Logic Block Clocks	Four global synchronous clocks (CLK0–CLK3) + one product-term clock (PTCLK); enables multi-domain clocking and asynchronous event capture.
Package	160-pin Thin Quad Flat Package (TQFP); 24 × 24 mm body, 0.5 mm pitch, RoHS-compliant lead-free option available.
JTAG Interface	IEEE 1149.1-compliant boundary-scan and ISR programming via TDI/TDO/TCK/TMS; enables in-circuit reconfiguration without board removal.

Pinout & Package

Package: 160-pin TQFP (Thin Quad Flat Package), 24 mm × 24 mm body, 0.5 mm lead pitch, exposed thermal pad (non-electrical), RoHS-compliant lead-free variant available.

Pin/Terminal	Circuit Role	Design Meaning
TCK, TMS, TDI, TDO	JTAG Test Access Port	Enable IEEE 1149.1 boundary scan and in-system reprogramming without requiring device removal.
VCC, GND	Core Power Supply	5V core supply (VCC) and ground (GND) pins distributed across package corners and edges for low-noise power delivery.
VCCO[0–n]	I/O Voltage Reference	Multiple VCCO pins allow independent 3.3V or 5V I/O voltage domains per bank; sets output drive level and input threshold.
IO[0–127]	Configurable I/O	All 128 I/Os support bidirectional operation, programmable bus-hold, fast/slow slew rate, and 5V-tolerant 3.3V CMOS levels.
CLK0–CLK3	Dedicated Clock Inputs	Four globally routed synchronous clocks; each configurable for rising/falling edge triggering per logic block.
PTCLK	Product-Term Clock Input	Asynchronous clock derived from local product term logic; enables event-driven state transitions independent of global clocks.
OE[0–3]	Output Enable Controls	Four dedicated OE product terms-each controlling up to eight macrocells-allow fine-grained tri-state management per I/O group.

Key Features

Feature	Design Value
In-System Reprogrammability (ISR™)	JTAG-based field updates preserve pinout and timing across logic revisions-eliminates PCB respins during firmware or control logic iteration.
Intelligent Product Term Allocator	Dynamically assigns 0–16 product terms per macrocell and enables sharing across groups of four macrocells-maximizes logic utilization without speed penalty.
Consistent Timing Model	No fanout, expander, PIM, or product-term-steering delays-timing specs are fixed regardless of routing density or macrocell usage pattern.
Programmable Bus-Hold	On-chip weak latch on every I/O eliminates need for external pull-up/down resistors-reduces BOM count and improves noise immunity on unterminated buses.
Flexible Clock Architecture	Four synchronous clocks + one product-term clock per logic block, each with polarity control-supports mixed-edge-triggered FSMs and asynchronous handshake protocols.

Applications

Industrial PLC Backplane Logic

PCI Bus Interface Glue Logic

Use Scenario: Replacing discrete TTL logic and PALs in programmable logic controller (PLC) rack backplanes handling sensor input aggregation and actuator command distribution.

IC Role / Device Role / Timing Role: CPLD implementing address decoding, interrupt arbitration, and register-mapped I/O expansion with deterministic 6.5 ns propagation delay.

Use Value: Pinout stability across firmware updates allows field-upgradable control logic without hardware revision; JTAG reprogramming enables remote diagnostics and configuration patching.

Use Scenario: Bridging legacy ISA/PCI peripherals to modern microcontroller buses in test equipment and data acquisition systems.

IC Role / Device Role / Timing Role: PCI-compliant glue logic performing cycle translation, wait-state insertion, and burst-mode handshaking between 33 MHz PCI and slower peripheral controllers.

Use Value: Meets PCI Local Bus specification electrical and timing requirements; 128 I/Os support full 32-bit data/address multiplexing plus control signals in single-package solution.

Automotive Body Control Module

Medical Imaging Data Path Sequencer

Use Scenario: Centralized lighting, door lock, and window control logic in automotive body electronics modules where EMI resilience and long-term reliability are critical.

IC Role / Device Role / Timing Role: Combinatorial and registered logic managing PWM dimming, CAN message filtering pre-processing, and fault-safe I/O monitoring.

Use Value: Programmable slew-rate control reduces radiated emissions; bus-hold prevents floating inputs during sleep mode transitions-meeting ISO 11452-4 EMC requirements.

Use Scenario: Real-time sequencing of ADC sampling, FPGA configuration loading, and DMA channel arbitration in portable ultrasound and X-ray imaging subsystems.

IC Role / Device Role / Timing Role: High-reliability sequencer generating precise strobes, frame sync pulses, and reset coordination across heterogeneous silicon (ADC, FPGA, memory).

Use Value: Deterministic 125 MHz f_MAX ensures sub-8 ns timing resolution; ISR capability allows post-deployment calibration sequence updates without device replacement.

Equivalent & Alternatives

The following parts are listed as comparable options for similar CPLD-based glue logic and control applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
XC95144XL-10TQ144I	144 macrocells, 10 ns t_PD, 3.3V-only operation, no VCCO pin separation-requires external level-shifting for mixed-voltage I/O.	Lacks PCI compliance and programmable bus-hold; better suited for low-power embedded control than bus interface applications.	Select when 3.3V-only system integration and lower static power are prioritized over mixed-voltage flexibility and PCI conformance.
EPM7128SLC84-10	128 macrocells, 10 ns t_PD	Requires UV-erasable EPROM technology-no in-system reprogrammability; incompatible with JTAG-based field updates.	Select only for cost-sensitive, non-upgradable designs where field reconfiguration is unnecessary and legacy toolchain support is required.

Compared with XC95144XL-10TQ144I and EPM7128SLC84-10, CY37128P160-125AXC uniquely combines PCI compliance, mixed-voltage I/O via VCCO, and true JTAG-based ISR-making it the only choice for upgradable, standards-conforming, high-density glue logic in industrial and medical platforms.

Availability

CY37128P160-125AXC is available at Aetrix Electronics and suitable for industrial PLC backplanes, PCI bus interface modules, and medical imaging sequencers requiring stable component supply, long-lifecycle availability, and consistent pinout across production revisions.

Supply support for CY37128P160-125AXC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Cypress Semiconductor (now part of Infineon Technologies) is a U.S.-based semiconductor company specializing in programmable logic, memory, and USB/USB-C solutions, with headquarters in San Jose, California.

The Ultra37000 CPLD family was designed to deliver high-density, pin-compatible, and timing-stable programmable logic for industrial control, communications infrastructure, and embedded systems requiring field-upgradable glue logic and protocol bridging.

FAQ

What voltage levels does CY37128P160-125AXC support on its I/O pins?

CY37128P160-125AXC supports both 3.3V and 5V I/O signaling through dedicated VCCO pins. When VCCO is tied to 3.3V, outputs meet JEDEC 3.3V CMOS levels and remain 5V-tolerant; at 5V VCCO, outputs deliver standard 5V TTL levels. Core logic operates at 5V only.

Does CY37128P160-125AXC require external pull-up resistors on unused I/O pins?

No. All I/O pins feature programmable bus-hold circuitry-a weak internal latch that maintains the last driven logic state during high-impedance conditions. This eliminates the need for external pull-up or pull-down resistors, reducing BOM cost and improving noise immunity in bus-interface applications.

Can CY37128P160-125AXC be reprogrammed while soldered onto a live PCB?

Yes. The device supports full In-System Reprogrammability (ISR™) via its IEEE 1149.1 JTAG interface (TCK/TMS/TDI/TDO). Reprogramming can occur in-circuit without removing the device, and design changes do not alter pinout assignments or timing behavior-enabling field firmware updates and logic patches.

How many clock domains can be implemented simultaneously in CY37128P160-125AXC?

The device supports up to five independent clock domains per logic block: four global synchronous clocks (CLK0–CLK3) and one asynchronous product-term clock (PTCLK). Each clock input has programmable polarity, allowing rising- or falling-edge triggering, and clock selection is configurable per macrocell-enabling complex multi-rate state machines and handshake protocols.

CY37128P160-125AXC Specifications

Product attributes: Attribute value

Manufacturer:: Infineon Technologies

Series:: Ultra37000™

Package/Case:: 160-LQFP

Packaging:: Tray

Product Status:: Obsolete

Programmable:: Not Verified

Programmable Type:: In-System Reprogrammable™ (ISR™) CMOS

Delay Time tpd(1) Max:: 10 ns

Voltage Supply - Internal:: 4.75V ~ 5.25V

Number of Logic Elements/Blocks:: -

Number of Macrocells:: 128

Number of Gates:: -

Number of I/O:: 133

Operating Temperature:: 0°C ~ 70°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 160-TQFP (24x24)

CY37128P160-125AXC FAQ

1.How can I place an order for CY37128P160-125AXC through Aetrix?

Please submit a Request for Quotation (RFQ) for CY37128P160-125AXC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for CY37128P160-125AXC reliable?

The price and inventory of CY37128P160-125AXC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CY37128P160-125AXC is usually 5 days.

3.What payment methods are accepted for CY37128P160-125AXC?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CY37128P160-125AXC transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for CY37128P160-125AXC?

CY37128P160-125AXC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your CY37128P160-125AXC order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for CY37128P160-125AXC?

For technical support, including CY37128P160-125AXC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CY37128P160-125AXC requirements.

6.How does Aetrix verify that CY37128P160-125AXC is sourced from the original manufacturer or authorized distributors?

All CY37128P160-125AXC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CY37128P160-125AXC meets industry standards.

7.What is the process for return or replacement of CY37128P160-125AXC?

All CY37128P160-125AXC units undergo pre-shipment inspection (PSI). If there is an issue with CY37128P160-125AXC, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The CY37128P160-125AXC part is unused and in its original packaging.

Return procedure for CY37128P160-125AXC:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

2026-07-20 Product Change Notification (PCN) in Electronic Components: Meaning and Supply Chain Response

Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…

2026-07-19 Blend Door Actuator: Symptoms, Location, Reset and Replacement Guide

A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…

2026-07-17 Raspberry Pi Alternatives: Chip-Level Comparison, Compatibility and Replacement Guide

Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…

2026-07-13 How to Test Dynamic Load Response in Low-Voltage High-Current Buck Converters

Engineering guide to dynamic load response testing for high-current buck converters, covering load step setup, slew rate, Vcore undershoot, overshoot, recovery time, probe location, output capacitors a…

2026-07-08 Output Capacitor Selection for High-Current ASIC Vcore Rails

Engineering guide to output capacitor selection for ASIC Vcore rails, covering bulk capacitors, polymer capacitors, MLCC decoupling, DC bias, ESR, ESL, placement, transient response and substitution ri…

2026-07-07 High-Current ASIC Core Power Supply Design: 12-Phase Buck, PMBus and Dynamic Load Response

Engineering guide to high-current ASIC Vcore rails, covering 12-phase buck architecture, PMBus control, dynamic load testing, output capacitor networks, smart power stage selection, thermal design and …

2026-07-06 Voltage Regulator: Types, Circuits, Testing and Selection Guide

Voltage regulator guide covering linear, LDO, 7805, Zener, adjustable, buck, VRM and alternator regulators, with design checks, testing methods, troubleshooting and datasheet-based selection.

2026-06-30 Amplifiers Explained: Types, Circuits, Gain, Classes and Applications

Amplifier guide covering voltage, current and power amplification, gain, feedback, amplifier classes, audio and RF applications, op-amp circuits, transimpedance amplifiers, datasheet selection and trou…