My Inquiry
My Account
Infineon Technologies CY90F546GSPFR-GE1
- Part No.:
- CY90F546GSPFR-GE1
- Manufacturer:
- Infineon Technologies
- Category:
- Microcontrollers
- Package:
- 100-BQFP
- Datasheet:
-
CY90F546GSPFR-GE1.pdf
- Description:
- IC MCU 16BIT 256KB FLASH 100QFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,225
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CY90F546GSPFR-GE1 from Cypress Semiconductor is a 16-bit F2MC-16LX microcontroller with dual FULL-CAN interfaces (CAN 2.0A/B), 256 KB Flash ROM, 8 KB RAM, and 100-pin LQFP package. It operates at up to 16 MHz system clock (via on-chip PLL ×4), delivers 62.5 ns minimum instruction execution time, and targets automotive body control modules requiring robust CAN communication and real-time I/O handling.
For engineers reviewing the CY90F546GSPFR-GE1 datasheet, CY90F546GSPFR-GE1 pinout, CY90F546GSPFR-GE1 application, or CY90F546GSPFR-GE1 equivalent, key selection criteria include dual-CAN channel support, Flash programmability with block protection, 8/10-bit 8-channel ADC with 26.3 µs conversion, and 81 general-purpose I/O ports with flexible peripheral mapping.
Technical Context
The CY90F546GSPFR-GE1 implements the proprietary F2MC-16LX CPU core with 32-bit accumulator, 23 addressing modes, and enhanced C-language support including barrel shift and system stack pointer. Its dual CAN controllers operate independently at up to 1 Mbps, each supporting mixed mailbox/FIFO buffering and automatic retransmission on error.
Peripheral subsystems include four 8/16-bit PPG timers, eight 16-bit input capture channels, four 16-bit output compare channels, two 16-bit reload timers, full-duplex UART0/UART1 with synchronous/asynchronous modes, and an external bus interface supporting up to 16 MB address space - all synchronized to a configurable multi-clock domain (main PLL + 32 kHz sub-clock).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | F2MC-16LX with 32-bit accumulator and 23 addressing modes for efficient C-language compilation and bit-level control |
| Flash ROM | 256 KB with block-wise erase, 10,000-cycle endurance, 10-year data retention, and hardware boot vector |
| RAM | 8 KB embedded SRAM for real-time task stacks, CAN message buffers, and ADC result storage |
| CAN Interfaces | Dual FULL-CAN channels compliant with ISO 11898-1:2003 (CAN 2.0A/B), each supporting 16 message buffers and 1 Mbps operation |
| ADC | 8/10-bit resolution, 8 input channels, 26.3 µs per conversion, triggered by external event or timer |
| Timers | Four 8/16-bit PPG channels, eight 16-bit input capture, four 16-bit output compare, two 16-bit reload timers |
| Package | LQFP-100 (14 mm × 14 mm, 0.5 mm pitch) with thermal pad-compatible footprint and industrial-grade pinout stability |
Pinout & Package
Package: LQFP-100 (14 mm × 14 mm, 0.5 mm pitch), RoHS-compliant, with exposed thermal pad (PQH100/LQI100 mechanical compatibility confirmed per datasheet Rev. *B).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| X0A / X1A | Primary crystal oscillator inputs | Accepts 4 MHz fundamental-mode crystal; enables PLL clock multiplication (×1–×4) for 16 MHz system clock |
| P97/RX1 – P94/TX0 | Dual UART transceivers | Full-duplex double-buffered SCI (UART1) and asynchronous/synchronous UART0 with baud rates up to 500 Kbps (asynchronous) or 2 Mbps (synchronous) |
| P60/AN0 – P67/AN7 | Analog input channels | Eight dedicated ADC inputs with selectable 8/10-bit resolution and internal reference (AVRH/AVRL) |
| P56/TIN0 – P57/TOT0 | Timer input/output | 16-bit free-run timer input capture and output compare pins supporting edge-triggered interrupts and PWM generation |
| P80/PPG0 – P83/PPG3 | Programmable pulse generator outputs | Four independent PPG channels with 8/16-bit mode, H/L pulse width registers, and configurable clock sources (fsys or 128 µs @ 4 MHz) |
| P30/ALE – P37/CLK | External bus interface | Enables 8/16-bit external memory expansion up to 16 MB address space with ALE strobe, RD/WR control, and ready handshake |
Key Features
| Feature | Design Value |
|---|---|
| Dual FULL-CAN with flexible buffering | Independent 16-message buffer allocation per channel supports mixed mailbox/FIFO schemes for prioritized CAN FD-ready message handling |
| Flash memory with block protection | Hardware-enforced write/erase lock per block using external Vpp voltage prevents accidental firmware corruption in field-deployed units |
| Extended intelligent I/O service (EI2OS) | Offloads CPU from polling by autonomously managing external interrupt triggers, delayed task switching, and I/O state transitions |
| Multi-clock domain operation | Simultaneous use of high-speed PLL clock (16 MHz) and low-power 32 kHz sub-clock enables precise RTC functions without compromising real-time CAN throughput |
| 81 programmable I/O ports | All pins support bit-wise direction control, schmitt-trigger inputs, and peripheral function multiplexing - critical for compact automotive ECU board layouts |
Applications
| Automotive Body Control Unit | Industrial CAN Gateway |
|---|---|
Use Scenario: Centralized control of door locks, lighting, wipers, and HVAC in passenger vehicles using distributed CAN nodes. IC Role / Device Role / Timing Role: Primary MCU executing real-time control logic, managing dual CAN buses (chassis and comfort networks), and interfacing with 8-channel ADC for sensor monitoring. Use Value: Dual CAN controllers eliminate need for external bridge ICs; 256 KB Flash accommodates OTA update partitions and diagnostic firmware layers. | Use Scenario: Protocol translation between legacy RS-485 fieldbus and modern CANopen networks in factory automation systems. IC Role / Device Role / Timing Role: Bridge controller running custom protocol stack, using UART1 for serial comms and dual CAN for network-side arbitration and message filtering. Use Value: Flexible acceptance filtering (full-bit mask/two partial masks) enables selective forwarding of only relevant device-specific CAN IDs across domains. |
| Heavy-Duty Vehicle Telematics Module | Off-Road Equipment Controller |
Use Scenario: GPS-enabled telematics unit collecting engine diagnostics, location, and driver behavior data for fleet management. IC Role / Device Role / Timing Role: Host processor managing CAN bus diagnostics (J1939), UART0 for GSM modem interface, and PPG timers for precise pulse-width modulation of status LEDs. Use Value: 8 KB RAM supports concurrent CAN message buffering, GPS NMEA parsing, and cellular transmission queues without external SRAM. | Use Scenario: Hydraulic valve and sensor control in agricultural tractors operating in wide temperature ranges (−40 °C to +105 °C). IC Role / Device Role / Timing Role: Real-time deterministic controller using input capture for encoder feedback, output compare for solenoid timing, and watchdog timer for fail-safe shutdown. Use Value: 100-pin LQFP provides sufficient I/O for 8 analog sensors, 16 digital outputs, and dual CAN while maintaining thermal reliability under extended duty cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Infineon XC2267M-104F80L | TriCore™ 32-bit core, 80 MHz max, 1 MB Flash, single CAN, integrated Ethernet MAC | Targets higher-performance gateway applications requiring TCP/IP stack; lacks dual CAN and 81 GPIO count | Select when Ethernet connectivity or >16-bit processing headroom is required; not drop-in for CY90F546GSPFR-GE1's dual-CAN I/O layout |
| Renesas RL78/F13 | 16-bit RL78 core, 32 MHz max, 256 KB Flash, single CAN, 64-pin QFP, 51 GPIO | Optimized for ultra-low power (0.42 µA sleep); insufficient I/O and CAN channel count for dual-bus body control | Prefer for battery-powered modules where CAN count and GPIO density are secondary to energy efficiency |
Compared with XC2267M-104F80L and RL78/F13, the CY90F546GSPFR-GE1 uniquely balances dual CAN, 81 I/O, and Flash-based field-upgradability in a thermally robust LQFP-100 package - making it optimal for cost-sensitive, high-I/O automotive ECUs where dual-network isolation is mandatory.
Availability
CY90F546GSPFR-GE1 is available at Aetrix Electronics and suitable for automotive body control units, industrial CAN gateways, heavy-duty vehicle telematics modules, and off-road equipment controllers requiring stable component supply across extended temperature and long product lifecycles.
Supply support for CY90F546GSPFR-GE1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Cypress Semiconductor (now part of Infineon Technologies) designs high-reliability microcontrollers and programmable system-on-chip solutions for automotive, industrial, and IoT markets.
The MB90540G/545G series - including CY90F546GSPFR-GE1 - was engineered specifically for automotive body electronics and industrial control systems demanding dual CAN compliance, Flash-based firmware agility, and extended temperature operation (−40 °C to +105 °C).
FAQ
What is the maximum CAN bit rate supported by CY90F546GSPFR-GE1?
The CY90F546GSPFR-GE1 supports CAN bit rates up to 1 Mbps per channel, fully compliant with ISO 11898-1:2003 (CAN 2.0A/B). This is achieved using the on-chip CAN controllers' programmable bit timing registers and validated with external transceivers such as TJA1042T/3. The dual-channel architecture allows simultaneous operation at independent bit rates.
Does CY90F546GSPFR-GE1 support in-system programming of Flash memory?
Yes - CY90F546GSPFR-GE1 supports full in-system programming via its embedded Flash algorithm, including Write, Erase, Erase-Suspend, and Erase-Resume commands. Programming is initiated through dedicated command registers and verified using completion flags; no external programmer is required beyond standard JTAG or serial boot loader interfaces.
What is the operating voltage range for CY90F546GSPFR-GE1?
CY90F546GSPFR-GE1 operates over 4.5 V to 5.5 V, as specified in the MB90540G/545G Series datasheet Rev. *B (Page 6, Note *3). This range ensures compatibility with standard 5 V automotive power domains and supports stable operation under load dump and cold-crank conditions when paired with appropriate regulators.
How many general-purpose I/O pins does CY90F546GSPFR-GE1 provide?
CY90F546GSPFR-GE1 provides 81 general-purpose I/O pins, confirmed in the Pin Assignment section (Pages 7–8, PQH100/LQI100 top views). All pins are individually configurable as input/output or peripheral function (e.g., UART, CAN, ADC), with schmitt-trigger inputs and push-pull outputs - enabling direct interface with switches, LEDs, and sensors without external conditioning.
CY90F546GSPFR-GE1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Infineon Technologies
- Package/Case:
- 100-BQFP
- Series:
- F²MC-16LX MB90545G
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- F²MC-16LX
- Core Size:
- 16-Bit
- Speed:
- 16MHz
- Connectivity:
- CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
- Peripherals:
- POR, WDT
- Number of I/O:
- 81
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 5.5V
- Data Converters:
- A/D 8x8/10b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
CY90F546GSPFR-GE1 FAQ
1.How can I place an order for CY90F546GSPFR-GE1 through Aetrix?
Please submit a Request for Quotation (RFQ) for CY90F546GSPFR-GE1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CY90F546GSPFR-GE1 reliable?
The price and inventory of CY90F546GSPFR-GE1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CY90F546GSPFR-GE1 is usually 5 days.
3.What payment methods are accepted for CY90F546GSPFR-GE1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CY90F546GSPFR-GE1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CY90F546GSPFR-GE1?
CY90F546GSPFR-GE1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CY90F546GSPFR-GE1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CY90F546GSPFR-GE1?
For technical support, including CY90F546GSPFR-GE1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CY90F546GSPFR-GE1 requirements.
6.How does Aetrix verify that CY90F546GSPFR-GE1 is sourced from the original manufacturer or authorized distributors?
All CY90F546GSPFR-GE1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CY90F546GSPFR-GE1 meets industry standards.
7.What is the process for return or replacement of CY90F546GSPFR-GE1?
All CY90F546GSPFR-GE1 units undergo pre-shipment inspection (PSI). If there is an issue with CY90F546GSPFR-GE1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CY90F546GSPFR-GE1 part is unused and in its original packaging.
Return procedure for CY90F546GSPFR-GE1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CY90F546GSPFR-GE1 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
Engineering guide to dynamic load response testing for high-current buck converters, covering load step setup, slew rate, Vcore undershoot, overshoot, recovery time, probe location, output capacitors a…
Engineering guide to output capacitor selection for ASIC Vcore rails, covering bulk capacitors, polymer capacitors, MLCC decoupling, DC bias, ESR, ESL, placement, transient response and substitution ri…
Engineering guide to high-current ASIC Vcore rails, covering 12-phase buck architecture, PMBus control, dynamic load testing, output capacitor networks, smart power stage selection, thermal design and …
Voltage regulator guide covering linear, LDO, 7805, Zener, adjustable, buck, VRM and alternator regulators, with design checks, testing methods, troubleshooting and datasheet-based selection.
Amplifier guide covering voltage, current and power amplification, gain, feedback, amplifier classes, audio and RF applications, op-amp circuits, transimpedance amplifiers, datasheet selection and trou…
