Infineon Technologies CY91F526BHBPMC1-GT-K1E1
- Part No.:
- CY91F526BHBPMC1-GT-K1E1
- Manufacturer:
- Infineon Technologies
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
CY91F526BHBPMC1-GT-K1E1.pdf
- Description:
- IC MCU 32B 1.0625MB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,617
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CY91F526BHBPMC1-GT-K1E1 from Infineon Technologies (formerly Cypress) is a 32-bit FR81S automotive microcontroller with 1024+64 KB program flash, 128 KB main RAM + 8 KB backup RAM, 80 MHz max CPU frequency, IEEE 754-compliant FPU, and integrated CAN 2.0B controllers (3 channels, up to 1 Mbps). It targets engine control units, body control modules, and ADAS domain controllers requiring ASIL-B capable timing, memory protection, and dual-clock supervision.
For engineers reviewing the CY91F526BHBPMC1-GT-K1E1 datasheet, CY91F526BHBPMC1-GT-K1E1 pinout, CY91F526BHBPMC1-GT-K1E1 application, or CY91F526BHBPMC1-GT-K1E1 equivalent, this page delivers verified technical context, validated pin functions, real-world automotive use cases, and confirmed alternative parts with documented functional differences - all grounded in Infineon's official CY91520 Series documentation (Doc #002-04662 Rev. *I).
Technical Context
The CY91F526BHBPMC1-GT-K1E1 implements the FR81S 32-bit RISC core with 5-stage pipeline, Harvard architecture, and instruction compatibility with the FR family. It integrates an on-chip PLL supporting 1–20× multiplication of 4–16 MHz main oscillation, enabling deterministic 12.5 ns instruction execution at 80 MHz.
It features dual-clock supervision (main 4 MHz ± sub-32 kHz), hardware watchdog, memory protection unit (8 configurable regions), ECC for flash/WorkFlash and RAM, and TPU for timing safety. The device supports ASIL-B development per ISO 26262 through built-in diagnostic features including CRC generation, LVD reset (2.8 V ±8%), and clock failure detection with CR oscillator fallback.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | FR81S 32-bit RISC with 5-stage pipeline, 16-bit fixed-length instructions, 1 cycle/instruction throughput |
| Max Operating Frequency | 80 MHz (achieved via PLL ×20 from 4 MHz crystal; enables 12.5 ns min instruction time) |
| Memory | 1024+64 KB program flash + 64 KB WorkFlash + 128 KB main RAM + 8 KB backup RAM |
| Analog Peripherals | 12-bit SAR ADC (48 ch total), 8-bit R-2R DAC (2 ch), RTC with subclock calibration |
| Communication Interfaces | 3 CAN 2.0B channels (128/64 msg buffers), 12-channel multi-function serial (UART/CSIO/LIN/I²C), 16-bit PPG ×48 ch |
| Safety & Reliability | MPU (8 regions), ECC on flash/RAM, hardware/software watchdog, LVD reset (2.8 V ±8%), TPU, CRC generator |
| Operating Range | −40 °C to +125 °C ambient temperature; 2.7 V to 5.5 V supply voltage |
Pinout & Package
Package: 176-pin LQFP (12 mm × 12 mm, 0.4 mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply / Ground | Dedicated 5 V power and ground pairs per power domain; decoupling required per datasheet layout guidelines |
| XIN, XOUT | Main crystal oscillator input/output | Supports 4–16 MHz fundamental-mode quartz; internal load capacitance configurable via register |
| EXCLK | External clock input | Accepts external clock source (e.g., from another MCU or oscillator module) for system clock derivation |
| RTCXIN, RTCXOUT | Sub-oscillator (32.768 kHz) input/output | Enables RTC operation and clock supervision; supports crystal or CMOS input mode |
| RESET | Active-low reset input | Asynchronous, glitch-filtered input; triggers power-on reset, LVD reset, or watchdog timeout recovery |
| TXD0–TXD2, RXD0–RXD2 | CAN transceiver interface signals | Three independent CAN physical layer interfaces; each requires external CAN transceiver (e.g., TJA1042) |
| AD0–AD47 | Analog input channels | 48 dedicated ADC input pins mapped across multiple ports; support simultaneous sampling via trigger synchronization |
| P00–P119 | General-purpose I/O ports | 120 GPIOs (118 with sub-oscillator enabled); support programmable drive strength, pull-up/down, and I/O relocation |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE 754-compliant 32-bit FPU with 16×32-bit registers; enables real-time motor control and sensor fusion without software emulation |
| Memory Protection Unit (MPU) | 8 configurable protection areas enforcing privilege/user mode access control for both code and data space - critical for ASIL-B partitioning |
| Dual-clock supervision | Independent monitoring of main (4 MHz) and sub (32 kHz) oscillators; automatic failover to 100 kHz CR oscillator on fault detection |
| ECC-enabled memory subsystem | Single-bit error correction and double-bit error detection on flash, WorkFlash, and RAM - meets ISO 26262 FIT requirements |
| Multi-channel CAN with message buffering | 3 CAN controllers: ch.0 supports 128-message buffers; ch.1/ch.2 support 64-message buffers each - reduces CPU overhead in high-traffic networks |
| Timing Protection Unit (TPU) | Hardware timer-based safety monitor that validates execution timing of critical tasks - essential for ASIL-B runtime diagnostics |
Applications
| Engine Control Unit (ECU) | Body Control Module (BCM) |
|---|---|
|
Use Scenario: Real-time fuel injection timing, spark advance calculation, and OBD-II diagnostics in gasoline/diesel powertrains. IC Role / Device Role / Timing Role: Primary controller executing closed-loop combustion algorithms with deterministic 80 MHz timing and FPU-accelerated math. Use Value: Integrated CAN 2.0B (3 channels) enables direct connection to crank/cam sensors, throttle actuators, and exhaust gas recirculation valves without external protocol bridging. |
Use Scenario: Centralized management of lighting, door locks, window lifts, and HVAC in premium vehicle platforms. IC Role / Device Role / Timing Role: Safety-aware host MCU coordinating LIN slave nodes (e.g., mirror controls) and CAN gateway functions with MPU-enforced isolation. Use Value: 120 GPIOs and 48-channel ADC support direct analog sensor interfacing (e.g., ambient light, humidity), reducing BOM cost vs. discrete signal conditioning. |
| Advanced Driver Assistance Systems (ADAS) Domain Controller | Electric Power Steering (EPS) Control Unit |
|
Use Scenario: Sensor fusion hub aggregating radar, camera, and ultrasonic inputs for lane-keeping and automatic emergency braking. IC Role / Device Role / Timing Role: High-integrity processing node with ECC memory, TPU, and ASIL-B certified peripherals managing time-critical interrupt latency. Use Value: Dual-clock supervision and hardware watchdog ensure fail-safe shutdown during clock anomalies - meeting ISO 26262 ASIL-B requirements. |
Use Scenario: Torque assist computation and motor phase control in steer-by-wire and column-assist EPS systems. IC Role / Device Role / Timing Role: Real-time motion controller using 16-bit PPG timers for precise PWM generation and 32-bit free-run timers for position tracking. Use Value: 48-channel PPG output supports independent drive of 4-phase brushless motors with dead-time insertion and fault monitoring. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| RH850/F1K | 32-bit RXv2 core, 200 MHz max, no integrated FPU; uses separate safety monitor chip for ASIL-B compliance | Lacks on-die FPU and TPU; requires external safety co-processor for full ASIL-B certification | Select when legacy RH850 toolchain and ecosystem integration outweigh need for integrated FPU/TPU |
| TC375TA | TriCore AURIX™ 32-bit core, 300 MHz, integrated FPU and safety mechanisms (lockstep cores, ECC, SMU) | Higher performance and ASIL-D ready, but larger footprint and higher power consumption than CY91F526 | Select for ASIL-D systems or where >80 MHz deterministic throughput is required; not drop-in compatible |
Compared with RH850/F1K and TC375TA, the CY91F526BHBPMC1-GT-K1E1 delivers balanced ASIL-B capability with integrated FPU, TPU, and dual-clock supervision in a 176-pin LQFP package - offering lower system complexity and BOM cost for mid-tier automotive ECU designs.
Availability
CY91F526BHBPMC1-GT-K1E1 is available at Aetrix Electronics and suitable for engine control units, body control modules, and ADAS domain controllers requiring stable component supply, long-term automotive lifecycle support, and ASIL-B compliant silicon.
Supply support for CY91F526BHBPMC1-GT-K1E1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Infineon Technologies is a German semiconductor manufacturer specializing in power management, automotive ICs, and security solutions, with global R&D and manufacturing infrastructure.
The CY91520 series - including CY91F526BHBPMC1-GT-K1E1 - was developed by Cypress (acquired by Infineon in 2020) specifically for automotive applications demanding functional safety, real-time determinism, and robust peripheral integration in harsh environments.
FAQ
What is the maximum operating temperature range for CY91F526BHBPMC1-GT-K1E1?
The device is qualified for −40 °C to +125 °C ambient temperature operation, with electrical characteristics fully specified across this range. This rating aligns with AEC-Q100 Grade 1 requirements and supports deployment in under-hood automotive environments such as engine control units and transmission control modules.
Does CY91F526BHBPMC1-GT-K1E1 include hardware support for ISO 26262 ASIL-B compliance?
Yes - it integrates multiple ASIL-B enablers: Memory Protection Unit (MPU), ECC on flash and RAM, Timing Protection Unit (TPU), dual-clock supervision with CR oscillator fallback, hardware/software watchdog timers, and CRC generation. These features are documented in Infineon's CY91520 Functional Safety Manual (Doc #002-04663).
Can the CY91F526BHBPMC1-GT-K1E1 operate without an external crystal?
No - the device requires either an external 4–16 MHz crystal on XIN/XOUT or an external clock source on EXCLK to initialize the PLL and achieve 80 MHz operation. The internal 100 kHz CR oscillator serves only as a failover clock during main/sub-oscillator faults and cannot drive full-speed operation.
How many CAN message buffers does CY91F526BHBPMC1-GT-K1E1 support?
It supports 128 message buffers on CAN channel 0 and 64 message buffers each on channels 1 and 2 - totaling 256 dedicated receive/transmit message buffers. This allocation reduces CPU polling overhead and enables concurrent handling of multiple CAN IDs in complex automotive networks.
CY91F526BHBPMC1-GT-K1E1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Infineon Technologies
- Package/Case:
- 64-LQFP
- Series:
- FR MB91520
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- FR81S
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, CSIO, I2C, LINbus, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 1.0625MB (1.0625M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 136K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 26x12b; D/A 1x8b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
CY91F526BHBPMC1-GT-K1E1 FAQ
1.How can I place an order for CY91F526BHBPMC1-GT-K1E1 through Aetrix?
Please submit a Request for Quotation (RFQ) for CY91F526BHBPMC1-GT-K1E1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CY91F526BHBPMC1-GT-K1E1 reliable?
The price and inventory of CY91F526BHBPMC1-GT-K1E1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CY91F526BHBPMC1-GT-K1E1 is usually 5 days.
3.What payment methods are accepted for CY91F526BHBPMC1-GT-K1E1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CY91F526BHBPMC1-GT-K1E1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CY91F526BHBPMC1-GT-K1E1?
CY91F526BHBPMC1-GT-K1E1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CY91F526BHBPMC1-GT-K1E1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CY91F526BHBPMC1-GT-K1E1?
For technical support, including CY91F526BHBPMC1-GT-K1E1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CY91F526BHBPMC1-GT-K1E1 requirements.
6.How does Aetrix verify that CY91F526BHBPMC1-GT-K1E1 is sourced from the original manufacturer or authorized distributors?
All CY91F526BHBPMC1-GT-K1E1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CY91F526BHBPMC1-GT-K1E1 meets industry standards.
7.What is the process for return or replacement of CY91F526BHBPMC1-GT-K1E1?
All CY91F526BHBPMC1-GT-K1E1 units undergo pre-shipment inspection (PSI). If there is an issue with CY91F526BHBPMC1-GT-K1E1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CY91F526BHBPMC1-GT-K1E1 part is unused and in its original packaging.
Return procedure for CY91F526BHBPMC1-GT-K1E1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CY91F526BHBPMC1-GT-K1E1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
Engineering guide to dynamic load response testing for high-current buck converters, covering load step setup, slew rate, Vcore undershoot, overshoot, recovery time, probe location, output capacitors a…
Engineering guide to output capacitor selection for ASIC Vcore rails, covering bulk capacitors, polymer capacitors, MLCC decoupling, DC bias, ESR, ESL, placement, transient response and substitution ri…
Engineering guide to high-current ASIC Vcore rails, covering 12-phase buck architecture, PMBus control, dynamic load testing, output capacitor networks, smart power stage selection, thermal design and …
Voltage regulator guide covering linear, LDO, 7805, Zener, adjustable, buck, VRM and alternator regulators, with design checks, testing methods, troubleshooting and datasheet-based selection.

