Infineon Technologies CY96F355RSBPMC-GS-UJE2
- Part No.:
- CY96F355RSBPMC-GS-UJE2
- Manufacturer:
- Infineon Technologies
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
CY96F355RSBPMC-GS-UJE2.pdf
- Description:
- IC MCU 16BIT 160KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,865
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CY96F355RSBPMC-GS-UJE2 from Infineon Technologies (formerly Cypress) is a 16-bit F2MC-16FX microcontroller with integrated CAN 2.0A/B controller, 288 KB flash, 12 KB RAM, and LQFP-64 package. It delivers up to 56 MHz CPU operation (17.8 ns instruction cycle), supports ISO16845-certified CAN at 1 Mbit/s with 32 message objects, and targets automotive body control modules requiring real-time communication, low EMI, and robust reset management.
For engineers reviewing the CY96F355RSBPMC-GS-UJE2 datasheet, CY96F355RSBPMC-GS-UJE2 pinout, CY96F355RSBPMC-GS-UJE2 application, or CY96F355RSBPMC-GS-UJE2 equivalent, key selection criteria include its dual-clock domain support (main/sub/RC oscillators), on-chip voltage regulator for EMI reduction, programmable pulse generator (20 channels), 10-bit SAR ADC with 15 channels, and CAN interface with loop-back and time-triggered disable modes.
Technical Context
The CY96F355RSBPMC-GS-UJE2 implements the F2MC-16FX CPU core with 23 addressing modes, barrel shift, and hardware signed multiply/divide (16×16/32÷16). Its clock tree enables independent frequency selection for CPU (up to 56 MHz via PLL) and peripherals using main oscillator (3–16 MHz), subclock (32–100 kHz), or internal RC (100 kHz/2 MHz).
It integrates a full-featured CAN controller compliant with ISO16845, supporting bit rates up to 1 Mbit/s, 32 configurable message objects with individual identifier masks, FIFO concatenation, and programmable automatic retransmission disable for time-triggered operation. The device also includes a real-time clock with subclock calibration and 16-bit reload/free-running timers with input capture/output compare functions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | F2MC-16FX 16-bit RISC-like pipeline architecture with 23 addressing modes and barrel shift |
| Max Clock Frequency | 56 MHz CPU speed (17.8 ns instruction cycle) via on-chip PLL multiplier (x1–x25) from 4 MHz resonator |
| Memory | 288 KB flash (10,000 erase cycles, 20-year retention), 12 KB RAM, sector protection & memory patch function |
| CAN Interface | ISO16845-certified CAN 2.0A/B controller with 32 message objects, 1 Mbit/s max bit rate, loop-back mode |
| ADC | 10-bit SAR ADC with 15 input channels, interrupt-on-conversion, software/external/reload timer trigger |
| Timers | Three independent clock timers (23-/23-/17-bit), 16-bit reload (6+1 PPG), free-running (4), input capture (12), output compare (12) |
| I/O & Peripherals | 136 I/O pins (all bit-wise configurable), 10 USARTs (SCI/LIN master/slave), 2 I²C (400 kbps), external bus interface (24-bit address, 6 CS) |
Pinout & Package
The CY96F355RSBPMC-GS-UJE2 is housed in a 64-pin plastic LQFP package (package code LQG064/LQD064), pin-compatible with F2MC-16LX family CY90350 series. Pin functions are multiplexed across analog inputs, CAN, USART, timers, and external bus signals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00_0 / AD00 / INT8 / SCK7_R / TTG8_R | Port 0 Bit 0 / Analog Input 0 / External Interrupt 8 / SPI Clock / Timer Trigger | Configurable as GPIO, ADC channel, interrupt source, or peripheral clock input; supports edge-sensitive wake-up |
| P02_4 / A20 / TTG8 / TTG0 / IN0 | Address Line 20 / Timer Trigger / External Input | Provides 24-bit external bus addressing; doubles as general-purpose input or timer event source |
| P05_5 / AN13 / INT0_R / NMI_R | Analog Input 13 / Resettable Interrupt 0 / Non-Maskable Interrupt | Dual-function pin: ADC input or high-priority NMI source; level-sensitive with dedicated mask control |
| P03_2 / WR(L)X / RX2 / INT10_R | External Bus Write Low / USART2 Receive / External Interrupt 10 | Enables bidirectional data transfer in external bus mode or serial communication; supports wake-up on RX activity |
| X0 / X1 | Main Crystal Oscillator Input/Output | Supports 3–16 MHz crystal or ceramic resonator; requires external load capacitors per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| On-chip Voltage Regulator | Reduces internal CPU voltage to lower EMI emissions and static/dynamic power consumption |
| Clock Modulation Circuit | Spreads spectral energy to suppress narrowband EMI peaks without affecting timing accuracy |
| Flexible Clock Domains | Independent clock sources (main/sub/RC) selectable per CPU and two peripheral domains for optimized power/performance trade-offs |
| Memory Patch Function | Enables runtime ROM content replacement for field updates and embedded debug support without external memory |
| Low-Voltage Reset (LVR) | Generates hardware reset when VCC drops below 2.7 V (typical), ensuring deterministic state recovery |
Applications
| Body Control Module (BCM) | Door Module Controller |
|---|---|
Use Scenario: Centralized control of lighting, window lifts, mirrors, and door locks in 12 V automotive platforms. IC Role / Device Role / Timing Role: Main MCU executing real-time CAN messaging, PWM-driven motor control, and ADC-based sensor monitoring. Use Value: Integrated CAN 2.0B and 20-channel PPG enable precise window position control and LIN-compliant mirror actuation with minimal external components. | Use Scenario: Localized control unit inside vehicle door housing switches, sensors, and actuators. IC Role / Device Role / Timing Role: Standalone node managing local LIN slave communication, anti-pinch detection, and wake-on-event functionality. Use Value: Dual-clock domain and 100 kHz RC oscillator allow fast wake-up (<10 µs) from stop mode while maintaining accurate RTC timekeeping via subclock. |
| Roof Module (Sunroof/Convertibles) | Seat Control Unit |
Use Scenario: Motorized sunroof or convertible top actuation with position feedback and obstruction detection. IC Role / Device Role / Timing Role: Safety-critical controller coordinating CAN commands, analog current sensing, and timed PWM outputs. Use Value: 10-bit ADC with 15 channels and hardware overcurrent interrupt response (<2 µs) ensures immediate motor shutdown during jam conditions. | Use Scenario: Power seat adjustment with memory presets, heating, and lumbar support. IC Role / Device Role / Timing Role: Multi-peripheral coordinator handling CAN command parsing, H-bridge driver control, and thermistor-based temperature regulation. Use Value: 288 KB flash supports complex seat position algorithms and firmware updates via CAN bootloader without external storage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CY96F353RSBPMC-GS-UJE2 | 288 KB flash → 160 KB flash; 15 ADC channels → 15 ADC channels; 5 CAN channels → 1 CAN channel | Lower memory capacity limits complex diagnostic stacks; single CAN sufficient for basic body nodes | Select when cost-sensitive designs require only one CAN interface and <200 KB code space |
| MB9B310R (Renesas) | No integrated CAN; 128 KB flash; 16-bit RXv1 core; 12-bit ADC (12 ch); different pinout and peripheral mapping | Requires external CAN transceiver and additional glue logic; lacks ISO16845 certification | Choose only if migrating legacy RX-based designs where CAN is handled externally or via software stack |
Compared with CY96F353RSBPMC-GS-UJE2 and MB9B310R, the CY96F355RSBPMC-GS-UJE2 provides higher flash density for OTA-capable firmware, native ISO16845 CAN compliance eliminating external validation effort, and superior EMI performance via on-chip voltage regulation and clock modulation-critical for EMC-constrained automotive zones.
Availability
CY96F355RSBPMC-GS-UJE2 is available at Aetrix Electronics and suitable for automotive body control modules, door module controllers, roof modules, and seat control units requiring stable component supply, long-term lifecycle support, and AEC-Q100 alignment.
Supply support for CY96F355RSBPMC-GS-UJE2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Infineon Technologies acquired Cypress Semiconductor in 2020 and maintains the CY96F35x series as part of its automotive microcontroller portfolio, emphasizing functional safety, EMC robustness, and long-term industrial supply.
This device belongs to the CY96(F)35x 16-bit F2MC-16FX family, designed specifically for cost-sensitive, high-reliability automotive body electronics where integrated CAN, low EMI, and multi-clock domain flexibility are essential.
FAQ
What is the maximum operating frequency and instruction cycle time of the CY96F355RSBPMC-GS-UJE2?
The CY96F355RSBPMC-GS-UJE2 achieves a maximum CPU frequency of 56 MHz using its on-chip PLL, resulting in a minimum instruction cycle time of 17.8 ns. This performance is attainable with a 4 MHz external resonator and requires proper PCB layout for PLL stability, including decoupling capacitors near VCC/VSS pins and controlled impedance traces for X0/X1.
Does the CY96F355RSBPMC-GS-UJE2 support AEC-Q100 qualification?
While the CY96F355RSBPMC-GS-UJE2 is designed for automotive applications and incorporates features aligned with AEC-Q100 requirements-including wide temperature range operation (–40°C to +125°C), on-chip LVR, and EMI mitigation-the official AEC-Q100 qualification status must be verified per specific date-code lot through Infineon's product change notifications (PCNs) and reliability reports.
How many CAN message objects does the CY96F355RSBPMC-GS-UJE2 support, and what filtering options are available?
The device supports 32 independent CAN message objects, each with its own 29-bit identifier mask register for precise acceptance filtering. Message objects can be grouped into programmable FIFOs, and the controller supports both standard (11-bit) and extended (29-bit) identifiers. Maskable interrupts are generated per object or group, enabling efficient mailbox-style reception without CPU polling.
Can the internal RC oscillator be used as the main system clock source, and what is its accuracy?
Yes, the internal RC oscillator provides 100 kHz and 2 MHz outputs for safe startup and oscillator-failure detection. At 2 MHz, typical accuracy is ±2% over –40°C to +105°C, making it suitable for non-timing-critical functions like watchdog supervision or initial boot sequencing-but not for CAN bit timing or RTC, which require crystal or subclock sources.
CY96F355RSBPMC-GS-UJE2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Infineon Technologies
- Package/Case:
- 64-LQFP
- Series:
- F²MC-16FX CY96350
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- F²MC-16FX
- Core Size:
- 16-Bit
- Speed:
- 56MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, UART/USART
- Peripherals:
- DMA, LVD, LVR, POR, PWM, WDT
- Number of I/O:
- 51
- Program Memory Size:
- 160KB (160K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 15x10b SAR
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
CY96F355RSBPMC-GS-UJE2 FAQ
1.How can I place an order for CY96F355RSBPMC-GS-UJE2 through Aetrix?
Please submit a Request for Quotation (RFQ) for CY96F355RSBPMC-GS-UJE2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CY96F355RSBPMC-GS-UJE2 reliable?
The price and inventory of CY96F355RSBPMC-GS-UJE2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CY96F355RSBPMC-GS-UJE2 is usually 5 days.
3.What payment methods are accepted for CY96F355RSBPMC-GS-UJE2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CY96F355RSBPMC-GS-UJE2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CY96F355RSBPMC-GS-UJE2?
CY96F355RSBPMC-GS-UJE2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CY96F355RSBPMC-GS-UJE2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CY96F355RSBPMC-GS-UJE2?
For technical support, including CY96F355RSBPMC-GS-UJE2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CY96F355RSBPMC-GS-UJE2 requirements.
6.How does Aetrix verify that CY96F355RSBPMC-GS-UJE2 is sourced from the original manufacturer or authorized distributors?
All CY96F355RSBPMC-GS-UJE2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CY96F355RSBPMC-GS-UJE2 meets industry standards.
7.What is the process for return or replacement of CY96F355RSBPMC-GS-UJE2?
All CY96F355RSBPMC-GS-UJE2 units undergo pre-shipment inspection (PSI). If there is an issue with CY96F355RSBPMC-GS-UJE2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CY96F355RSBPMC-GS-UJE2 part is unused and in its original packaging.
Return procedure for CY96F355RSBPMC-GS-UJE2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CY96F355RSBPMC-GS-UJE2 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
Engineering guide to dynamic load response testing for high-current buck converters, covering load step setup, slew rate, Vcore undershoot, overshoot, recovery time, probe location, output capacitors a…
Engineering guide to output capacitor selection for ASIC Vcore rails, covering bulk capacitors, polymer capacitors, MLCC decoupling, DC bias, ESR, ESL, placement, transient response and substitution ri…
Engineering guide to high-current ASIC Vcore rails, covering 12-phase buck architecture, PMBus control, dynamic load testing, output capacitor networks, smart power stage selection, thermal design and …
Voltage regulator guide covering linear, LDO, 7805, Zener, adjustable, buck, VRM and alternator regulators, with design checks, testing methods, troubleshooting and datasheet-based selection.
Amplifier guide covering voltage, current and power amplification, gain, feedback, amplifier classes, audio and RF applications, op-amp circuits, transimpedance amplifiers, datasheet selection and trou…

