Infineon Technologies CY9BF367MPMC1-G-JNE2
- Part No.:
- CY9BF367MPMC1-G-JNE2
- Manufacturer:
- Infineon Technologies
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
CY9BF367MPMC1-G-JNE2.pdf
- Description:
- IC MCU 32BIT 800KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,148
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CY9BF367MPMC1-G-JNE2 from Cypress Semiconductor (now Infineon) is a 32-bit ARM® Cortex®-M4F microcontroller with FPU, 1024 KB Flash, 128 KB SRAM, USB 2.0 Full-Speed device/host interface, and integrated motor control peripherals including QPRC, multi-function timers, and LIN/UART/CSIO/I²C serial interfaces. It operates up to 160 MHz and supports industrial motor drives and embedded controllers requiring real-time ADC, PWM, and secure code execution.
For engineers reviewing the CY9BF367MPMC1-G-JNE2 datasheet, CY9BF367MPMC1-G-JNE2 pinout, CY9BF367MPMC1-G-JNE2 application, or CY9BF367MPMC1-G-JNE2 equivalent, this part delivers deterministic timing via dual 16-bit PPG timers, 24-channel 12-bit ADC with 0.5 µs conversion, and hardware-accelerated CRC32/CCITT for firmware integrity - critical for safety-aware motion control and automotive body electronics.
Technical Context
The CY9BF367MPMC1-G-JNE2 implements the ARM Cortex-M4F core (r0p1 revision) with tightly coupled FPU and MPU, enabling deterministic floating-point math and memory isolation in real-time motor control loops. Its dual Flash architecture-1024 KB MainFlash with accelerator and 32 KB WorkFlash with configurable wait states-supports zero-wait-state execution up to 72 MHz and efficient firmware updates.
Peripheral integration includes an 8-channel DMA controller, 128-channel DSTC for CPU-bypass data movement, and dedicated motor control blocks: two QPRC units for encoder position tracking, eight base timers with PWM/PPG modes, and dual watchdogs (hardware + software) clocked independently for fail-safe operation across all low-power modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M4F @ up to 160 MHz with FPU and MPU - enables real-time floating-point control and memory protection in safety-critical applications. |
| Memory | 1024 KB MainFlash + 32 KB WorkFlash; 64 KB SRAM0 + 32 KB SRAM1 + 32 KB SRAM2 - supports dual-bank firmware update and segregated code/data execution. |
| ADC | 24-channel 12-bit SAR ADC with 0.5 µs conversion time @ 5 V - provides fast sampling for current/voltage feedback in motor phase control. |
| Timers | 8× 16-/32-bit base timers; 2× multi-function timers with input capture, output compare, and A/D activation - enables precise PWM generation and encoder synchronization. |
| Communication | USB 2.0 Full-Speed device/host; 8× multi-function serial channels (UART/CSIO/LIN/I²C); SD card interface - supports host-based diagnostics and field firmware updates. |
| Power & Safety | 2.7–5.5 V operation; dual LVD stages (interrupt + reset); Clock Supervisor (CSV); hardware/software watchdogs - ensures robust operation under voltage transients and clock faults. |
| Package | 120-pin LQFP (14 mm × 14 mm, 0.4 mm pitch) - compatible with standard industrial PCB assembly and thermal management. |
Pinout & Package
CY9BF367MPMC1-G-JNE2 is housed in a 120-pin LQFP package (14 mm × 14 mm, 0.4 mm pitch), with 100 high-speed GPIOs, multiple power/ground pins distributed for noise suppression, and dedicated VUSB (3.0–3.6 V) and VVBAT (2.7–5.5 V) supplies. Pin functions include 5V-tolerant I/O on selected ports, external bus interface (CS0–CS8), and dedicated debug (SWJ-DP) and trace (ETM) signals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Core power supply / ground | Distributed across 12 pins to minimize IR drop and EMI; decoupling required per datasheet layout guidelines. |
| USB_DP / USB_DM | USB 2.0 differential data pair | Requires 90 Ω differential impedance routing and 1.5 kΩ pull-up on DP for device enumeration. |
| XTAL1 / XTAL2 | Main crystal oscillator inputs | Supports 4–48 MHz external crystal; internal PLL generates system clock up to 160 MHz. |
| RTC_X1 / RTC_X2 | 32.768 kHz RTC crystal terminals | Enables calendar/timekeeping during STOP/Deep Standby modes with VBAT supply. |
| AIN0–AIN23 | ADC analog input channels | 24 single-ended or 12 differential inputs; mapped to dedicated pins with programmable gain and sampling control. |
| P0_0–P7_15 | General-purpose I/O with port relocate | 100 total GPIOs; peripheral function assignment dynamically configurable via register settings. |
Key Features
| Feature | Design Value |
|---|---|
| Floating-Point Unit (FPU) | Hardware-accelerated IEEE-754 single-precision math - eliminates software emulation overhead in motor vector control algorithms. |
| Descriptor-based DSTC | 128-channel DMA engine bypassing CPU for sensor data streaming to SRAM or Flash - reduces interrupt latency in real-time acquisition. |
| Quadrature Position Counter (QPRC) | Two independent 16-bit position + 16-bit revolution counters with configurable A/B/Z input edge detection - directly interfaces to incremental encoders without CPU polling. |
| Secure Code Protection | Flash security lock bits and WorkFlash code protection shared with MainFlash - prevents unauthorized firmware readout or overwrite in production units. |
| Low-Power Modes | Six modes including Deep Standby RTC (with/without RAM retention) and STOP - enables <1 µA RTC-only operation using VBAT supply. |
Applications
| Industrial Motor Drives | Automotive Body Control Modules |
|---|---|
|
Use Scenario: Closed-loop control of BLDC/PMSM motors in HVAC blowers, pumps, and compressors. IC Role / Device Role / Timing Role: Real-time execution of FOC (Field-Oriented Control) algorithm using FPU, synchronized PWM generation, and 24-channel ADC sampling of phase currents. Use Value: Deterministic 160 MHz execution and hardware QPRC enable sub-microsecond position loop response and ±1 LSB ADC accuracy at 1 MSPS effective rate. |
Use Scenario: Centralized control of door locks, window lifts, lighting, and seat position memory in passenger vehicles. IC Role / Device Role / Timing Role: LIN master node coordinating slave ECUs; UART/USB for diagnostic flash programming; RTC for event logging with timestamp. Use Value: Integrated LIN 2.1 transceiver support, dual watchdogs, and LVD2 auto-reset ensure functional safety compliance (ISO 26262 ASIL-B ready). |
| Smart Power Tools | Industrial PLC I/O Modules |
|
Use Scenario: Battery-powered cordless drills and angle grinders requiring torque limiting, RPM regulation, and battery monitoring. IC Role / Device Role / Timing Role: High-speed ADC sampling of motor current and battery voltage; PWM-driven MOSFET gate control; USB for firmware updates and runtime parameter tuning. Use Value: 128 KB total SRAM enables dual-buffered control loop execution while storing telemetry logs; VBAT-backed RTC maintains usage history across power cycles. |
Use Scenario: Modular digital I/O expansion for programmable logic controllers handling discrete sensor inputs and relay outputs. IC Role / Device Role / Timing Role: Multi-channel GPIO with port relocation for flexible signal mapping; external bus interface for parallel I/O expansion; CRC accelerator for Modbus RTU packet integrity. Use Value: CS0–CS8 chip selects support up to 256 MB external memory space; hardware CRC32 accelerates protocol checksums without CPU load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MB9B367MPMC1-G-JNE2 | Same die, rebranded by Infineon post-acquisition; identical electrical specs and pinout. | No functional difference; same documentation and toolchain support. | Select when sourcing from Infineon-distributed channels or requiring updated lifecycle status. |
| STM32F407VGT6 | ARM Cortex-M4F @ 168 MHz; 1024 KB Flash, 192 KB SRAM; no integrated LIN or QPRC; USB OTG HS capable. | Better suited for general-purpose HMI or Ethernet gateway roles; lacks native motor encoder interface and LIN PHY. | Choose for higher SRAM headroom and Ethernet connectivity; add external LIN transceiver if needed. |
Compared with MB9B367MPMC1-G-JNE2 and STM32F407VGT6, CY9BF367MPMC1-G-JNE2 offers native QPRC and LIN support with lower BOM cost for motor control, while STM32F407VGT6 provides greater SRAM and USB OTG flexibility at the expense of added external components for encoder and LIN interfaces.
Availability
CY9BF367MPMC1-G-JNE2 is available at Aetrix Electronics and suitable for industrial motor drives, automotive body control modules, smart power tools, and PLC I/O modules requiring stable component supply, long-term lifecycle assurance, and qualified automotive-grade traceability.
Supply support for CY9BF367MPMC1-G-JNE2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Cypress Semiconductor was acquired by Infineon Technologies in 2020 and now operates as Infineon's Embedded Power Division, delivering high-reliability microcontrollers for industrial automation and automotive systems.
The MB9B360R series - including CY9BF367MPMC1-G-JNE2 - was designed specifically for cost-sensitive, high-performance motor control and embedded automation applications requiring integrated analog, timing, and communication peripherals.
FAQ
What is the maximum operating frequency and supported voltage range?
CY9BF367MPMC1-G-JNE2 operates at up to 160 MHz with a core supply range of 2.7 V to 5.5 V. USB I/O requires 3.0–3.6 V on USBVCC, while VBAT supports 2.7–5.5 V for RTC backup. The internal PLL derives the system clock from a 4–48 MHz external crystal or internal oscillators.
Does this MCU support hardware encryption or secure boot?
No hardware cryptographic accelerators (AES/SHA/RSA) or secure boot ROM are integrated. Security relies on Flash lock bits, MPU-enforced memory isolation, and software-implemented protocols. For certified secure boot, external secure elements or Infineon's OPTIGA™ companion ICs are recommended.
Can the USB interface operate in host mode without external PHY?
Yes - the integrated USB 2.0 Full/Low-Speed host controller includes transceiver circuitry and supports automatic device connect/disconnect detection, IN/OUT token handshake, and up to 256-byte packet length. No external PHY is required for basic HID or mass storage host functionality.
How many independent ADC modules are implemented and what is their resolution?
CY9BF367MPMC1-G-JNE2 integrates three independent 12-bit successive-approximation ADC units supporting up to 24 total channels. Each unit achieves 0.5 µs conversion time at 5 V supply, with built-in FIFOs (16-step scan, 4-step priority) and programmable priority levels for real-time sampling prioritization.
CY9BF367MPMC1-G-JNE2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Infineon Technologies
- Package/Case:
- 80-LQFP
- Series:
- FM4 MB9B360R
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 160MHz
- Connectivity:
- CSIO, I2C, LINbus, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 63
- Program Memory Size:
- 800KB (800K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 96K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
CY9BF367MPMC1-G-JNE2 FAQ
1.How can I place an order for CY9BF367MPMC1-G-JNE2 through Aetrix?
Please submit a Request for Quotation (RFQ) for CY9BF367MPMC1-G-JNE2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CY9BF367MPMC1-G-JNE2 reliable?
The price and inventory of CY9BF367MPMC1-G-JNE2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CY9BF367MPMC1-G-JNE2 is usually 5 days.
3.What payment methods are accepted for CY9BF367MPMC1-G-JNE2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CY9BF367MPMC1-G-JNE2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CY9BF367MPMC1-G-JNE2?
CY9BF367MPMC1-G-JNE2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CY9BF367MPMC1-G-JNE2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CY9BF367MPMC1-G-JNE2?
For technical support, including CY9BF367MPMC1-G-JNE2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CY9BF367MPMC1-G-JNE2 requirements.
6.How does Aetrix verify that CY9BF367MPMC1-G-JNE2 is sourced from the original manufacturer or authorized distributors?
All CY9BF367MPMC1-G-JNE2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CY9BF367MPMC1-G-JNE2 meets industry standards.
7.What is the process for return or replacement of CY9BF367MPMC1-G-JNE2?
All CY9BF367MPMC1-G-JNE2 units undergo pre-shipment inspection (PSI). If there is an issue with CY9BF367MPMC1-G-JNE2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CY9BF367MPMC1-G-JNE2 part is unused and in its original packaging.
Return procedure for CY9BF367MPMC1-G-JNE2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CY9BF367MPMC1-G-JNE2 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
Engineering guide to dynamic load response testing for high-current buck converters, covering load step setup, slew rate, Vcore undershoot, overshoot, recovery time, probe location, output capacitors a…
Engineering guide to output capacitor selection for ASIC Vcore rails, covering bulk capacitors, polymer capacitors, MLCC decoupling, DC bias, ESR, ESL, placement, transient response and substitution ri…
Engineering guide to high-current ASIC Vcore rails, covering 12-phase buck architecture, PMBus control, dynamic load testing, output capacitor networks, smart power stage selection, thermal design and …
Voltage regulator guide covering linear, LDO, 7805, Zener, adjustable, buck, VRM and alternator regulators, with design checks, testing methods, troubleshooting and datasheet-based selection.

