My Inquiry
My Account
Infineon Technologies CYPAP112A3-10SXQ
- Part No.:
- CYPAP112A3-10SXQ
- Manufacturer:
- Infineon Technologies
- Category:
- AC DC Converters, Offline Switches
- Package:
- 10-SOP (0.154", 3.90mm Width)
- Datasheet:
-
CYPAP112A3-10SXQ.pdf
- Description:
- PRIMARY SIDE STARTUP CONTROLLER
- Quantity:
- Payment:
- Shipping:
Inventory:1,872
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CYPAP112A3-10SXQ from Infineon is a primary-side startup controller for secondary-controlled flyback AC/DC adapters, supporting universal 85–265 VAC input, integrated 7.5 V LDO, low-side gate driver (GD), and X-cap discharge mode. It operates with Pulse Edge Transformer (PET) synchronization to EZ-PD™ PAG1S, delivers 30 kHz free-running oscillator frequency, and implements line UVP/OVP, OCP, and auxiliary winding OVP for USB PD power adapters.
For engineers reviewing the CYPAP112A3-10SXQ datasheet, CYPAP112A3-10SXQ pinout, CYPAP112A3-10SXQ application, or CYPAP112A3-10SXQ equivalent, key selection criteria include its X-cap discharge capability, PET-based secondary synchronization, soft-start programmability via external capacitor, and dual-power-source switching (VDD700 → AUX_IN).
Technical Context
The CYPAP112A3-10SXQ implements a hybrid control architecture: autonomous start-up and fault recovery using internal oscillator and soft-start ramp, then seamless handover to secondary-synchronized PWM via PET. Its control logic distinguishes open-loop (soft-start/fault) and closed-loop (secondary-regulated) modes, applying distinct duty-cycle limits (19 µs vs. 25 µs max ON time) and OVP monitoring windows.
Protection is segmented by source: line voltage faults (UVP/OVP) monitored at VDD700, primary overcurrent sensed at CS with 1.0 V threshold, and auxiliary winding overvoltage detected at OVP_AUX via resistor divider. Auto-restart timing is fixed (TAR = 1.2 s), derived from the same 30 kHz oscillator used for RT-based frequency setting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 85–265 VAC universal mains; enables single-design global adapter compliance without manual voltage selection. |
| Oscillator Frequency | 30 kHz (RT = 499 kΩ); sets base switching frequency during start-up and fault recovery before PET sync. |
| Soft-Start Time | Configurable via 0.1 µF SS capacitor; provides controlled ramp of gate drive duty to limit inrush and stabilize output pre-regulation. |
| Gate Driver Output | Low-side MOSFET driver (GD pin); directly drives external primary FET without external level-shifting or buffering. |
| VDD700 Max Rating | 500 V absolute maximum; allows direct connection to rectified AC or X-cap discharge path without external HV divider. |
| OVP Threshold (OVP_AUX) | V_OVPAUXRISE = 2.5 V (typical); scaled detection of secondary-side overvoltage using external resistor divider. |
| Current Sense Threshold | V_CSTH1 = 1.0 V (typical); triggers immediate gate turn-off on primary overcurrent, protecting FET and transformer. |
Pinout & Package
Package: 10-pin SOIC (SOIC-10, 3.9 mm width, 1.27 mm pitch), surface-mount, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VDD700 | High-voltage start-up supply input | Accepts up to 500 V DC; powers IC during initial start-up before auxiliary winding becomes active. |
| 2 NC | No connect | Unbonded pin; must remain unconnected per design. |
| 3 RT | Oscillator timing resistor input | Connects 499 kΩ to GND to set 30 kHz free-running frequency for start-up and fault recovery. |
| 4 PULSEIN | Pulse Edge Transformer (PET) input | Receives synchronized PWM edges from secondary; positive edge = FET ON, negative edge = FET OFF. |
| 5 SS | Soft-start capacitor terminal | Connects 0.1 µF to GND; controls linear ramp of gate duty cycle during power-up and fault recovery. |
| 6 GND | Analog/digital ground reference | Common return for current sense, gate driver, and internal regulators; requires low-impedance PCB layout. |
| 7 CS | Primary current sense input | Monitors voltage across shunt resistor; triggers OCP when >1.0 V, forcing immediate GD shutdown. |
| 8 GD | Low-side gate driver output | Drives external N-channel MOSFET gate directly; rated for 1 A peak sink/source. |
| 9 AUX_IN | Auxiliary supply input | Takes over power after start-up; accepts regulated 7–22 V from auxiliary winding rectifier/regulator. |
| 10 OVP_AUX | Auxiliary winding overvoltage sense | Inputs scaled secondary voltage; trips OVP if >2.5 V, disabling GD until condition clears. |
Key Features
| Feature | Design Value |
|---|---|
| X-cap discharge mode | Enables active discharge of EMI filter X-capacitors using internal discharge path-replaces lossy bleeder resistors and improves no-load efficiency. |
| Secondary synchronization via PET | Eliminates need for optocoupler or complex isolation; uses pulse-edge transformer for robust, high-speed, low-latency communication of PWM and shutdown signals. |
| Dual power supply switching | Automatically transitions from high-voltage VDD700 start-up supply to low-noise AUX_IN after regulation is established-reducing standby power and thermal stress. |
| Programmable soft-start | External RC network (SS + capacitor, RT + resistor) allows precise tuning of start-up timing and inrush control without firmware changes. |
| Multi-level protection architecture | Combines auto-restart (UVP/OVP/OCP), latch-off (critical faults), and dynamic duty limiting (19 µs soft-start / 25 µs regulated) for fail-safe operation. |
Applications
| USB-C PD Power Adapters | Universal Input Wall Chargers |
|---|---|
Use Scenario: 20–65 W compact USB-C chargers with programmable voltage/current profiles. IC Role / Device Role / Timing Role: Primary-side startup and fault manager; initiates power delivery, synchronizes to secondary PAG1S, and handles brownout/overvoltage events. Use Value: Enables single-chip primary control with X-cap discharge-reducing BOM count and improving no-load efficiency to meet DOE Level VI and EU CoC Tier 2 standards. | Use Scenario: Multi-port travel adapters supporting QC/PD/PPS protocols across global voltage ranges. IC Role / Device Role / Timing Role: Universal-input start-up controller that bridges AC mains to secondary-regulated flyback topology with PET-based isolation. Use Value: Eliminates optocoupler and start-up resistor network-reducing component count, board area, and thermal derating requirements. |
| Smart Home Power Supplies | Industrial IoT AC/DC Modules |
Use Scenario: Low-power AC/DC modules for smart plugs, lighting controllers, and voice assistants requiring <30 mW no-load consumption. IC Role / Device Role / Timing Role: Primary-side supervisor enabling fast start-up, X-cap discharge, and coordinated fault response with secondary controller. Use Value: Achieves sub-50 mW no-load power via active X-cap discharge and ultra-low quiescent current in AUX_IN mode. | Use Scenario: DIN-rail or embedded AC/DC supplies for industrial sensors and gateways operating in wide ambient temperature ranges. IC Role / Device Role / Timing Role: Robust primary-side controller with line UVP/OVP, OCP, and auxiliary OVP-ensuring safe operation under unstable grid conditions. Use Value: Provides deterministic auto-restart (1.2 s) and dual-threshold protection-meeting IEC 62368-1 transient immunity and safety requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar primary-side startup controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP6908A (Monolithic Power) | Single-ended synchronous rectifier driver with integrated gate driver; lacks X-cap discharge and PET sync capability. | Designed for SR-driven flyback only; requires separate start-up circuit and optocoupler for regulation feedback. | Select when cost-sensitive designs prioritize SR control over primary-side intelligence and X-cap efficiency. |
| UCC28780 (Texas Instruments) | Active-clamp flyback controller with integrated HV start-up and digital control; supports quasi-resonant operation but no PET interface. | Targets higher-efficiency QR flyback topologies; requires different transformer design and lacks native X-cap discharge logic. | Select when moving beyond conventional flyback to active-clamp QR for >94% efficiency at full load. |
Compared with MP6908A and UCC28780, CYPAP112A3-10SXQ uniquely integrates X-cap discharge control, PET-based secondary synchronization, and dual-supply switching-enabling simplified, optocoupler-free, high-efficiency USB PD adapter designs without compromising safety or fault coverage.
Availability
CYPAP112A3-10SXQ is available at Aetrix Electronics and suitable for USB-C PD power adapters, universal-input wall chargers, and industrial IoT AC/DC modules requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for CYPAP112A3-10SXQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Infineon Technologies is a German semiconductor leader specializing in power management, automotive MCUs, and industrial control ICs, with broad manufacturing scale and AEC-Q100/ISO 26262 certification capabilities.
CYPAP112A3-10SXQ belongs to the EZ-PD™ PAG1P product line, engineered specifically for intelligent, secondary-synchronized AC/DC power adapters targeting USB Power Delivery compliance, high efficiency, and compact form factors.
FAQ
What is the purpose of the PULSEIN pin?
The PULSEIN pin receives synchronized PWM edge signals from the secondary-side controller via a Pulse Edge Transformer (PET). A positive edge triggers primary FET turn-on, and a negative edge triggers turn-off. This enables precise, isolated, low-latency control without optocouplers-critical for maintaining tight regulation and fast transient response in USB PD adapters.
How does X-cap discharge mode improve efficiency?
X-cap discharge mode activates an internal discharge path when line disconnect is detected, actively discharging EMI filter X-capacitors instead of relying on high-value passive bleeders. This eliminates continuous 100–500 mW standby losses, enabling sub-50 mW no-load power-directly supporting DOE Level VI and EU CoC Tier 2 energy efficiency mandates.
Can CYPAP112A3-10SXQ operate without a secondary controller?
No. CYPAP112A3-10SXQ is designed exclusively for secondary-controlled flyback topologies. It performs start-up and fault handling autonomously but relies on PET-synchronized pulses from a compatible secondary controller (e.g., EZ-PD™ PAG1S) for steady-state regulation. It does not implement voltage or current feedback loops internally.
What is the function of the RT pin, and how is it configured?
The RT pin connects to a 499 kΩ resistor to GND to set the free-running oscillator frequency to 30 kHz. This frequency governs soft-start timing, auto-restart intervals, and internal timing references during unsynchronized operation. Deviating from 499 kΩ alters oscillator frequency and invalidates timing-critical protections unless re-characterized.
CYPAP112A3-10SXQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Infineon Technologies
- Series:
- EZ-PD™ PAG1P
- Package/Case:
- 10-SOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Output Isolation:
- Isolated
- Internal Switch(s):
- No
- Voltage - Breakdown:
- 500V
- Topology:
- Flyback, Secondary Side SR
- Voltage - Start Up:
- -
- Voltage - Supply (Vcc/Vdd):
- 85V ~ 265V
- Duty Cycle:
- 70%
- Frequency - Switching:
- 30kHz
- Power (Watts):
- -
- Fault Protection:
- Current Limiting, Over Temperature, Over Voltage, Short Circuit, UVLO
- Control Features:
- Frequency Control, Soft Start
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 10-SOIC
- Mounting Type:
- Surface Mount
CYPAP112A3-10SXQ FAQ
1.How can I place an order for CYPAP112A3-10SXQ through Aetrix?
Please submit a Request for Quotation (RFQ) for CYPAP112A3-10SXQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CYPAP112A3-10SXQ reliable?
The price and inventory of CYPAP112A3-10SXQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CYPAP112A3-10SXQ is usually 5 days.
3.What payment methods are accepted for CYPAP112A3-10SXQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CYPAP112A3-10SXQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CYPAP112A3-10SXQ?
CYPAP112A3-10SXQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CYPAP112A3-10SXQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CYPAP112A3-10SXQ?
For technical support, including CYPAP112A3-10SXQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CYPAP112A3-10SXQ requirements.
6.How does Aetrix verify that CYPAP112A3-10SXQ is sourced from the original manufacturer or authorized distributors?
All CYPAP112A3-10SXQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CYPAP112A3-10SXQ meets industry standards.
7.What is the process for return or replacement of CYPAP112A3-10SXQ?
All CYPAP112A3-10SXQ units undergo pre-shipment inspection (PSI). If there is an issue with CYPAP112A3-10SXQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CYPAP112A3-10SXQ part is unused and in its original packaging.
Return procedure for CYPAP112A3-10SXQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CYPAP112A3-10SXQ Tags
-
LNK6407D-TL
Power Integrations
-
LNK3204D-TL
Power Integrations
-
SR10LG-G
Microchip Technology
-
TNY285DG-TL
Power Integrations
-
LNK304DN-TL
Power Integrations
-
TNY285KG-TL
Power Integrations
-
LNK3206D-TL
Power Integrations
-
LNK623DG-TL
Power Integrations
-
TNY286PG
Power Integrations
-
LNK624DG-TL
Power Integrations
-
LNK604DG-TL
Power Integrations
-
UCC28704DBVR-1
Texas Instruments
Tech Hub
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
Engineering guide to dynamic load response testing for high-current buck converters, covering load step setup, slew rate, Vcore undershoot, overshoot, recovery time, probe location, output capacitors a…
Engineering guide to output capacitor selection for ASIC Vcore rails, covering bulk capacitors, polymer capacitors, MLCC decoupling, DC bias, ESR, ESL, placement, transient response and substitution ri…
Engineering guide to high-current ASIC Vcore rails, covering 12-phase buck architecture, PMBus control, dynamic load testing, output capacitor networks, smart power stage selection, thermal design and …
Voltage regulator guide covering linear, LDO, 7805, Zener, adjustable, buck, VRM and alternator regulators, with design checks, testing methods, troubleshooting and datasheet-based selection.
Amplifier guide covering voltage, current and power amplification, gain, feedback, amplifier classes, audio and RF applications, op-amp circuits, transimpedance amplifiers, datasheet selection and trou…
