My Inquiry
My Account
Infineon Technologies CYT2B94BACQ0AZEGS
- Part No.:
- CYT2B94BACQ0AZEGS
- Manufacturer:
- Infineon Technologies
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
CYT2B94BACQ0AZEGS.pdf
- Description:
- IC MCU 32BT 2.0625MB FLSH 80LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,777
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CYT2B94BACQ0AZEGS from Infineon is a dual-core automotive microcontroller featuring a 160-MHz Arm® Cortex®-M4F CPU and a 100-MHz Arm® Cortex®-M0+ CPU, integrated CAN FD (up to 8 channels), LIN (up to 12 channels), and CXPI (up to 4 channels), with 2112-KB code-flash, 256-KB SRAM, and hardware crypto engine supporting AES-128/192/256, SHA-256/512, and ECC for secure boot in body control units.
For engineers reviewing the CYT2B94BACQ0AZEGS datasheet, CYT2B94BACQ0AZEGS pinout, CYT2B94BACQ0AZEGS application, or CYT2B94BACQ0AZEGS equivalent, this part delivers ASIL-B functional safety, RWW flash for FOTA updates, SECDED ECC on SRAM/flash, low-power DeepSleep/Hibernate modes, and programmable analog with three 12-bit SAR ADCs (1 Msps) - critical for automotive ECU design requiring real-time control, security, and power efficiency.
Technical Context
The CYT2B94BACQ0AZEGS implements a tightly coupled dual-CPU architecture: the M4F handles primary application processing with single-cycle multiply and FPU, while the M0+ manages peripheral offload and security tasks including eSHE/HSM boot verification. Inter-processor communication is handled via dedicated hardware mailbox and shared memory with SMPU enforcement.
Its peripheral set includes three DMA controllers (P-DMA0: 92 channels, P-DMA1: 44 channels, M-DMA0: 4 channels), 75×16-bit + 8×32-bit TCPWM blocks, 11 EVTGEN timers for cyclic DeepSleep wakeup, and synchronized sampling across three SAR ADCs - enabling motor-sense and real-time sensor fusion in automotive body electronics.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual-core: 160-MHz Arm® Cortex®-M4F + 100-MHz Arm® Cortex®-M0+, enabling real-time application + secure peripheral management |
| Flash Memory | 2112-KB code-flash + 128-KB work-flash, supporting Read-While-Write and dual-bank FOTA updates |
| SRAM | 256-KB with selectable retention granularity, enabling selective power gating during Sleep/DeepSleep |
| CAN FD Channels | Up to 8 channels compliant with ISO 11898-1:2015 and Bosch CAN FD v1.0, supporting up to 8 Mbps data rate |
| ADC System | Three independent 12-bit SAR ADCs (ADC0–ADC2), 67 total external channels, 1 Msps max sample rate, synchronized sampling capability |
| Crypto Engine | HSM-compliant engine with AES-128/192/256, SHA-256/512, ECC/RSA, TRNG, and GCM mode for secure boot and OTA integrity |
| Functional Safety | ASIL-B compliant with MPU, SMPU, PPU, SECDED ECC on all safety-critical memories, and clock supervision (CSV) |
Pinout & Package
CYT2B94BACQ0AZEGS is packaged in a 176-pin LQFP (24 × 24 × 1.7 mm, 0.5-mm pitch), with dedicated VDDD/VDDA/VCCD power domains, multiple GPIO banks supporting GPIO_STD/GPIO_ENH modes, and pin-mapped CAN FD/LIN/CXPI transceiver interfaces.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDD | Digital core supply | 1.1-V nominal regulated output from internal regulator; powers M4F/M0+ cores and digital logic |
| VDDA | Analog supply | 2.7–5.5-V input for ADC reference and analog peripherals; supports configurable BOD thresholds (2.7 V / 3.0 V) |
| VCCD | Core domain supply | 1.1-V input for deep-sleep retention; monitored by 1.1-V BOD for safe wake-up recovery |
| TST | Test enable | Active-low pin enabling boundary scan and JTAG debug access; must be pulled high for normal operation |
| SWDIO/SWCLK | Serial Wire Debug interface | Two-pin debug port supporting SWD protocol, ETM instruction/data trace, and flash programming via SWD/JTAG |
| CANFD0_TX/RX | CAN FD Channel 0 differential pair | Direct connection to external CAN FD transceiver; supports bit rates up to 8 Mbps with ISO 11898-1 compliance |
Key Features
| Feature | Design Value |
|---|---|
| Dual-CPU Inter-Processor Communication | Hardware mailbox + shared memory with SMPU protection enables deterministic, low-latency task handoff between M4F and M0+ |
| Firmware Update Over The Air (FOTA) | Dual-bank flash architecture with RWW allows seamless background firmware update without system interruption |
| Secure Boot & Authentication | Digital signature verification using ECC keys and fast secure boot path ensures only signed firmware executes at reset |
| Low-Power Wake-Up Flexibility | Supports wakeup from Hibernate via 2 pins, Sleep via 152 GPIOs, and DeepSleep via EVTGEN timers, RTC alarms, or SCB events |
| Motor Control Timing Precision | 75×16-bit + 8×32-bit TCPWM blocks with dead-time insertion, quadrature decode, and synchronized ADC sampling for BLDC/PMSM control |
Applications
| Body Control Module (BCM) | Roof Module Controller |
|---|---|
|
Use Scenario: Centralized control of door locks, lighting, window lifts, and seat position memory in passenger vehicles. IC Role / Device Role / Timing Role: Primary MCU managing CAN FD backbone communication, LIN sub-networks for sensors/actuators, and real-time PWM for LED dimming. Use Value: Dual-core separation isolates safety-critical lock actuation logic (M0+) from UI rendering (M4F), while 152 GPIOs support direct drive of relays and drivers without external expanders. |
Use Scenario: Integrated control of sunroof, panoramic roof, ambient lighting, and rain sensors in premium vehicle roof assemblies. IC Role / Device Role / Timing Role: Real-time coordinator of motor position feedback (via synchronized ADC sampling), LIN-based sensor inputs, and CAN FD status reporting to gateway. Use Value: 12-bit SAR ADCs with 1 Msps and simultaneous sampling across three converters enable precise motor current/voltage monitoring for smooth, jerk-free sunroof motion. |
| Smart Junction Box (SJB) | Seat Control Unit (SCU) |
|
Use Scenario: Power distribution and load switching for front/rear lighting, HVAC fans, and wiper systems in modern junction boxes. IC Role / Device Role / Timing Role: High-integration MCU executing load diagnostics, short-circuit detection, and CAN FD command arbitration across 8+ power domains. Use Value: Built-in PPU and watchdog supervision (MCWDT, CSV) provide hardware-enforced fault containment, eliminating need for external safety monitors in ASIL-B designs. |
Use Scenario: Position memory, heating/cooling control, and massage actuation in multi-adjustable automotive seats. IC Role / Device Role / Timing Role: Secure controller handling encrypted seat profile storage, LIN communication with seat sensors, and PWM-driven heater element control. Use Value: Hardware crypto engine enables AES-256 encryption of seat position data and SHA-256 integrity checks on OTA updates - meeting OEM cybersecurity requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NXP S32K344 | Single 240-MHz Arm® Cortex®-M7 core; no companion M0+; includes HSE security module but lacks native CXPI support | Targeted at higher-performance gateway/routing ECUs; requires external LIN/CXPI transceivers | Prefer when higher single-thread compute throughput is required and CXPI is not needed |
| Renesas RH850/U2A | 32-bit RXv3 core (not Arm); 400-MHz max; supports CAN FD and LIN but no hardware crypto acceleration for ECC/SHA-3 | Used in chassis/safety-critical ECUs; requires software crypto stack for secure boot | Prefer when legacy RX ecosystem integration or ASIL-D certification path is mandatory |
Compared with NXP S32K344 and Renesas RH850/U2A, CYT2B94BACQ0AZEGS uniquely combines dual-Arm cores with native CXPI, synchronized triple ADCs, and hardware-accelerated ECC/SHA-3 - making it optimal for cost-sensitive, feature-rich body electronics where mixed-signal timing, security, and protocol integration are co-constrained.
Availability
CYT2B94BACQ0AZEGS is available at Aetrix Electronics and suitable for body control modules, smart junction boxes, roof module controllers, and seat control units requiring stable component supply, long-term automotive lifecycle support, and ASIL-B certified silicon.
Supply support for CYT2B94BACQ0AZEGS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Infineon Technologies AG is a German semiconductor manufacturer specializing in power management, automotive ICs, and security solutions, with global manufacturing and R&D centers across Europe, Asia, and the Americas.
CYT2B94BACQ0AZEGS belongs to the TRAVEO™ T2G family, designed specifically for automotive body electronics requiring dual-core real-time control, integrated CAN FD/LIN/CXPI, hardware security, and functional safety up to ASIL-B.
FAQ
What is the maximum operating frequency of each CPU core in CYT2B94BACQ0AZEGS?
The Arm® Cortex®-M4F core operates at up to 160 MHz, delivering high-performance application processing with FPU and MPU support. The companion Arm® Cortex®-M0+ core runs at up to 100 MHz, optimized for deterministic peripheral management and security tasks. Both frequencies are validated under automotive temperature ranges (–40°C to +125°C) and supported by the internal PLL/FLL clock system.
Does CYT2B94BACQ0AZEGS support over-the-air (OTA) firmware updates?
Yes - it supports robust OTA updates via dual-bank flash architecture with Read-While-Write capability. Code-flash and work-flash allow background programming of one bank while executing from the other, enabling zero-downtime firmware swaps. Secure boot validation ensures only cryptographically signed images are accepted during update.
How many CAN FD channels does CYT2B94BACQ0AZEGS support, and what is their compliance status?
CYT2B94BACQ0AZEGS supports up to eight CAN FD channels, each compliant with ISO 11898-1:2015 and the Bosch CAN FD Specification v1.0. It holds ISO 16845:2015 conformance certification for physical layer interoperability and supports data rates up to 8 Mbps - subject to external transceiver and bus topology limitations.
Is hardware cryptographic acceleration available for ECC and SHA-3 in this part?
Yes - the integrated hardware crypto engine supports ECC (NIST P-256/P-384), RSA (2048/3072-bit), SHA-256/512, and AES-GCM. These accelerators are accessible via the HSM interface and used directly by the secure boot ROM and eSHE firmware, eliminating software-only crypto bottlenecks in safety-critical boot paths.
CYT2B94BACQ0AZEGS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Infineon Technologies
- Package/Case:
- 80-LQFP
- Series:
- Traveo™ T2G
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+, ARM® Cortex®-M4F
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 100MHz, 160MHz
- Connectivity:
- CANbus, FIFO, I2C, IrDA, LINbus, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, Crypto - AES, DMA, LVD, POR, PWM, SHA, TRNG, WDT
- Number of I/O:
- 63
- Program Memory Size:
- 2.0625MB (2.0625M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 128K x 8
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 52x12b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
CYT2B94BACQ0AZEGS FAQ
1.How can I place an order for CYT2B94BACQ0AZEGS through Aetrix?
Please submit a Request for Quotation (RFQ) for CYT2B94BACQ0AZEGS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CYT2B94BACQ0AZEGS reliable?
The price and inventory of CYT2B94BACQ0AZEGS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CYT2B94BACQ0AZEGS is usually 5 days.
3.What payment methods are accepted for CYT2B94BACQ0AZEGS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CYT2B94BACQ0AZEGS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CYT2B94BACQ0AZEGS?
CYT2B94BACQ0AZEGS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CYT2B94BACQ0AZEGS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CYT2B94BACQ0AZEGS?
For technical support, including CYT2B94BACQ0AZEGS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CYT2B94BACQ0AZEGS requirements.
6.How does Aetrix verify that CYT2B94BACQ0AZEGS is sourced from the original manufacturer or authorized distributors?
All CYT2B94BACQ0AZEGS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CYT2B94BACQ0AZEGS meets industry standards.
7.What is the process for return or replacement of CYT2B94BACQ0AZEGS?
All CYT2B94BACQ0AZEGS units undergo pre-shipment inspection (PSI). If there is an issue with CYT2B94BACQ0AZEGS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CYT2B94BACQ0AZEGS part is unused and in its original packaging.
Return procedure for CYT2B94BACQ0AZEGS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CYT2B94BACQ0AZEGS Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
Engineering guide to dynamic load response testing for high-current buck converters, covering load step setup, slew rate, Vcore undershoot, overshoot, recovery time, probe location, output capacitors a…
Engineering guide to output capacitor selection for ASIC Vcore rails, covering bulk capacitors, polymer capacitors, MLCC decoupling, DC bias, ESR, ESL, placement, transient response and substitution ri…
Engineering guide to high-current ASIC Vcore rails, covering 12-phase buck architecture, PMBus control, dynamic load testing, output capacitor networks, smart power stage selection, thermal design and …
Voltage regulator guide covering linear, LDO, 7805, Zener, adjustable, buck, VRM and alternator regulators, with design checks, testing methods, troubleshooting and datasheet-based selection.
