Infineon Technologies CYT2B94CACQ0AZSGS
- Part No.:
- CYT2B94CACQ0AZSGS
- Manufacturer:
- Infineon Technologies
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
CYT2B94CACQ0AZSGS.pdf
- Description:
- IC MCU 32BT 2.0625MB FLSH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,135
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CYT2B94CACQ0AZSGS from Infineon is a dual-core automotive microcontroller featuring a 160-MHz Arm® Cortex®-M4F CPU and a 100-MHz Arm® Cortex®-M0+ CPU, integrated CAN FD (up to 8 channels), LIN (up to 12 channels), and CXPI (up to 4 channels), with 2112-KB code-flash, 256-KB SRAM, and hardware crypto engine supporting AES-128/192/256, SHA-256/512, and ECC for secure boot in body control units.
For engineers reviewing the CYT2B94CACQ0AZSGS datasheet, CYT2B94CACQ0AZSGS pinout, CYT2B94CACQ0AZSGS application, or CYT2B94CACQ0AZSGS equivalent, this part supports ASIL-B functional safety, RWW flash updates, deep-sleep wake-up via 152 GPIOs, and dual-CPU inter-processor communication - critical for automotive ECU firmware partitioning and OTA security.
Technical Context
The CYT2B94CACQ0AZSGS implements a heterogeneous dual-CPU architecture: the M4F handles real-time control and signal processing with FPU and MPU, while the M0+ manages peripheral offload, security services (eSHE/HSM), and safe I/O handling. Hardware inter-processor communication uses dedicated mailbox registers and shared memory with SMPU enforcement.
Its peripheral set includes eight CAN FD controllers compliant with ISO 11898-1:2015 and Bosch CAN FD v1.0, twelve LIN controllers meeting ISO 17987, and four CXPI interfaces operating at 20 kbps - all routed through runtime-reconfigurable SCB blocks and protected by PPU and SECDED ECC on flash/SRAM.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual-core: 160-MHz Arm® Cortex®-M4F + 100-MHz Arm® Cortex®-M0+, enabling real-time control + secure peripheral management |
| Flash Memory | 2112-KB code-flash + 128-KB work-flash with Read-While-Write (RWW) and dual-bank support for atomic FOTA updates |
| SRAM | 256-KB with configurable retention granularity per memory region, supporting low-power sleep mode data preservation |
| CAN FD Channels | 8 independent channels, each supporting up to 8 Mbps data rate and ISO 11898-1:2015 compliance for high-bandwidth vehicle networking |
| Crypto Engine | HSM-compliant engine with AES-128/192/256, SHA-256/512, ECC, TRNG, and GCM mode for secure boot and authenticated firmware loading |
| Functional Safety | ASIL-B certified with MPU, SMPU, PPU, SECDED ECC on all safety-critical memories, and dual watchdogs (WDT + MCWDT) |
| I/O Count | 152 programmable GPIOs (mix of GPIO_STD and GPIO_ENH), with up to 152 pins supporting wake-up from Sleep modes |
Pinout & Package
Package: 176-pin LQFP (24 × 24 × 1.7 mm, 0.5-mm pitch), RoHS-compliant, automotive-grade (AEC-Q100 Grade 2, –40°C to +105°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDD / VDDA | Core & Analog Power Supply | 2.7–5.5-V input; internal 1.1-V regulator supplies core; dual BOD thresholds (2.7 V / 3.0 V on VDDD/VDDA, 1.1 V on VCCD) |
| P0[0]–P0[7] | GPIO_STD Bank 0 | Configurable as digital I/O, LIN/CXPI/CAN FD alternate functions; supports wake-up from Sleep/DeepSleep |
| P12[0]–P12[7] | GPIO_ENH Bank 12 | Enhanced drive strength and slew-rate control; supports motor-control PWM outputs and ADC input routing |
| TCPWM_0[0]–TCPWM_0[7] | Timer/PWM Output | Eight 16-bit TCPWM outputs from Block 0; support PWM_DT, quadrature decode, and synchronized sampling for motor control |
| SCB0_SDA / SCB0_SCL | I²C Interface | Runtime-configurable SCB channel 0 in I²C mode; supports standard/fast-mode plus clock stretching and SMBus alerts |
| CANFD0_TX / CANFD0_RX | CAN FD Channel 0 | Dedicated differential pair for CAN FD physical layer interface; supports bit rates up to 8 Mbps with ISO 11898-1 compliance |
Key Features
| Feature | Design Value |
|---|---|
| Dual-CPU Inter-Processor Communication | Hardware mailbox + shared memory with SMPU-enforced access control enables deterministic M4/M0+ task handoff without software polling |
| Read-While-Write Flash | Enables concurrent firmware execution and background flash update - essential for zero-downtime FOTA in automotive ECUs |
| ASIL-B Safety Architecture | MPU/SMPU/PPU + SECDED ECC on flash/SRAM + dual watchdogs provide hardware-enforced isolation and error detection for safety-critical tasks |
| Runtime-Reconfigurable SCBs | 8 SCB channels can be independently assigned as UART/I²C/SPI at runtime - reducing pin count and simplifying multi-protocol gateway designs |
| Synchronized Multi-ADC Sampling | Three SAR ADCs (67 total external channels, 12-bit, 1 Msps) support simultaneous sampling across all converters for motor current/voltage sensing |
Applications
| Body Control Module (BCM) | Door Module Controller |
|---|---|
|
Use Scenario: Centralized control of lighting, window lifts, locks, and mirrors in modern vehicles with CAN FD backbone communication. IC Role / Device Role / Timing Role: Primary MCU executing BCM application logic, managing LIN slaves (door modules), and coordinating secure OTA updates via HSM. Use Value: Dual-core separation isolates safety-critical lock/unlock functions (M0+) from UI rendering (M4F), while RWW flash enables silent firmware patching during vehicle idle. |
Use Scenario: Distributed door electronics controlling power windows, anti-pinch sensors, mirror positioning, and interior lighting. IC Role / Device Role / Timing Role: LIN master node interfacing with BCM over LIN bus; performs real-time motor control using TCPWM and ADC synchronized sampling. Use Value: 152 GPIOs enable direct connection to multiple switches/sensors/motors; Smart I/O blocks offload Boolean logic from CPU, reducing latency in anti-pinch response. |
| Roof Module Controller | Seat Control Unit |
|
Use Scenario: Sunroof, panoramic roof, and ambient lighting control with position feedback, tilt sensing, and RGB LED dimming. IC Role / Device Role / Timing Role: Real-time motion controller using quadrature-decoded encoder inputs and PWM-driven motor drivers; communicates via CXPI to body domain. Use Value: Up to 75 TCPWM blocks support precise multi-axis actuator timing; CXPI interface provides low-cost, noise-immune communication over long harness runs. |
Use Scenario: Motorized seat adjustment (fore/aft, recline, lumbar) with position sensing, heating, and memory recall. IC Role / Device Role / Timing Role: Dedicated motor control MCU with synchronized ADC sampling for current/voltage monitoring and closed-loop PID execution on M4F core. Use Value: Three SAR ADCs sample motor phase currents simultaneously; hardware CRC32 and TRNG ensure integrity and entropy for seat position encryption and secure memory storage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core automotive MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NXP S32K344 | Single 240-MHz Arm® Cortex®-M7 core; no companion M0+; includes ASIL-D capable safety island and Ethernet MAC | Better suited for gateway/routing roles requiring Ethernet or higher compute density; lacks native CXPI and LIN channel count | Select when Ethernet connectivity or ASIL-D certification is required; not drop-in for LIN/CXPI-heavy body domain nodes |
| Renesas RH850/U2A | 32-bit RXv3 core (not Arm); 400-MHz peak; 12 MB flash; supports CAN FD/LIN but no CXPI or hardware crypto acceleration | Stronger legacy automotive toolchain support; limited secure boot capability vs. Infineon's eSHE/HSM integration | Prefer for brownfield projects with existing RH850 infrastructure; avoid if CXPI or FOTA security is mandatory |
Compared with NXP S32K344 and Renesas RH850/U2A, CYT2B94CACQ0AZSGS uniquely balances dual-core partitioning, CXPI support, and certified HSM-based secure boot - making it optimal for cost-sensitive, safety-aware body domain ECUs where protocol diversity and firmware update security are non-negotiable.
Availability
CYT2B94CACQ0AZSGS is available at Aetrix Electronics and suitable for automotive body control modules, door module controllers, roof modules, and seat control units requiring stable component supply, AEC-Q100 qualification, and long-term lifecycle support.
Supply support for CYT2B94CACQ0AZSGS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Infineon Technologies AG is a German semiconductor manufacturer specializing in power management, automotive ICs, and security solutions, with global R&D and manufacturing facilities.
CYT2B94CACQ0AZSGS belongs to the TRAVEO™ T2G family - designed specifically for automotive body electronics requiring functional safety (ASIL-B), multi-protocol connectivity (CAN FD/LIN/CXPI), and hardware-accelerated security for OTA firmware updates.
FAQ
What is the maximum operating temperature range for CYT2B94CACQ0AZSGS?
CYT2B94CACQ0AZSGS is qualified per AEC-Q100 Grade 2, with an operating junction temperature range of –40°C to +105°C. This rating is validated across all electrical specifications including flash programming, ADC accuracy, and CAN FD timing margins under thermal stress conditions.
Does CYT2B94CACQ0AZSGS support Over-The-Air (OTA) firmware updates?
Yes - it supports secure OTA updates via dual-bank flash architecture, Read-While-Write capability, and hardware-accelerated cryptographic verification (AES-GCM, SHA-256, ECC). The HSM enforces signature validation before execution, ensuring only authenticated firmware is loaded.
How many CAN FD channels are implemented, and what is their physical layer compatibility?
CYT2B94CACQ0AZSGS integrates eight fully independent CAN FD controllers, each compliant with ISO 11898-1:2015 and Bosch CAN FD Specification v1.0. They support data rates up to 8 Mbps and require external transceivers; no internal PHY is included.
Is debug access available after secure boot is enabled?
Yes - debug access remains available via SWD/JTAG with configurable lockdown levels. When eSHE/HSM is active, debug authentication requires valid credentials stored in secure memory; unauthenticated debug sessions are blocked by the PPU and SMPU.
CYT2B94CACQ0AZSGS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Infineon Technologies
- Package/Case:
- 80-LQFP
- Series:
- Traveo™ T2G
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+, ARM® Cortex®-M4F
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 100MHz, 160MHz
- Connectivity:
- CANbus, FIFO, I2C, IrDA, LINbus, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, Crypto - AES, DMA, LVD, POR, PWM, SHA, TRNG, WDT
- Number of I/O:
- 63
- Program Memory Size:
- 2.0625MB (2.0625M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 128K x 8
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 52x12b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
CYT2B94CACQ0AZSGS FAQ
1.How can I place an order for CYT2B94CACQ0AZSGS through Aetrix?
Please submit a Request for Quotation (RFQ) for CYT2B94CACQ0AZSGS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CYT2B94CACQ0AZSGS reliable?
The price and inventory of CYT2B94CACQ0AZSGS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CYT2B94CACQ0AZSGS is usually 5 days.
3.What payment methods are accepted for CYT2B94CACQ0AZSGS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CYT2B94CACQ0AZSGS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CYT2B94CACQ0AZSGS?
CYT2B94CACQ0AZSGS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CYT2B94CACQ0AZSGS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CYT2B94CACQ0AZSGS?
For technical support, including CYT2B94CACQ0AZSGS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CYT2B94CACQ0AZSGS requirements.
6.How does Aetrix verify that CYT2B94CACQ0AZSGS is sourced from the original manufacturer or authorized distributors?
All CYT2B94CACQ0AZSGS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CYT2B94CACQ0AZSGS meets industry standards.
7.What is the process for return or replacement of CYT2B94CACQ0AZSGS?
All CYT2B94CACQ0AZSGS units undergo pre-shipment inspection (PSI). If there is an issue with CYT2B94CACQ0AZSGS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CYT2B94CACQ0AZSGS part is unused and in its original packaging.
Return procedure for CYT2B94CACQ0AZSGS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CYT2B94CACQ0AZSGS Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
Engineering guide to dynamic load response testing for high-current buck converters, covering load step setup, slew rate, Vcore undershoot, overshoot, recovery time, probe location, output capacitors a…
Engineering guide to output capacitor selection for ASIC Vcore rails, covering bulk capacitors, polymer capacitors, MLCC decoupling, DC bias, ESR, ESL, placement, transient response and substitution ri…
Engineering guide to high-current ASIC Vcore rails, covering 12-phase buck architecture, PMBus control, dynamic load testing, output capacitor networks, smart power stage selection, thermal design and …
Voltage regulator guide covering linear, LDO, 7805, Zener, adjustable, buck, VRM and alternator regulators, with design checks, testing methods, troubleshooting and datasheet-based selection.
Amplifier guide covering voltage, current and power amplification, gain, feedback, amplifier classes, audio and RF applications, op-amp circuits, transimpedance amplifiers, datasheet selection and trou…

