My Inquiry
My Account
Broadcom Limited AFBR-5805ATZ
- Part No.:
- AFBR-5805ATZ
- Manufacturer:
- Broadcom Limited
- Category:
- Fiber Optic Transceiver Modules
- Package:
- Datasheet:
-
AFBR-5805ATZ.pdf
- Description:
- TXRX ATM SONET OC3 3V ST 1X9
- Quantity:
- Payment:
- Shipping:
Inventory:2,518
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AFBR-5805ATZ from Broadcom (formerly Avago Technologies) is a SONET OC-3 / SDH STM-1 ATM transceiver for multimode fiber, featuring 1300 nm InGaAsP LED transmitter and InGaAs PIN photodiode receiver, +3.3 V or +5.0 V single supply, PECL-compatible differential data I/O, and signal detect output. It supports 2 km backbone links in telecom and enterprise ATM infrastructure.
For engineers reviewing the AFBR-5805ATZ datasheet, pinout, applications, or equivalent options, this page delivers verified optical power budget (-19 dBm BOL, 62.5/125 µm), jitter performance (SJ ≤ 1.2 ns p-p), operating temperature range (-10°C to +85°C), and 1×9 SIP package compatibility with duplex SC/ST receptacles - all critical for SONET physical layer design and link budget validation.
Technical Context
The AFBR-5805ATZ implements a full SONET OC-3 (155.52 MBd) physical layer interface compliant with ATM Forum UNI 3.0 and ANSI T1E1.2 for 2 km multimode fiber. Its transmitter uses a custom driver IC to convert differential PECL inputs into analog LED drive current, while the receiver integrates a transimpedance preamplifier and quantizer IC to deliver PECL-compatible differential data and single-ended signal detect outputs.
Optical performance is defined for both 62.5/125 µm (NA=0.275) and 50/125 µm (NA=0.20) fibers, with guaranteed input sensitivity of -35 dBm avg at eye center and optical extinction ratio ≥10 dB. Jitter contributions are allocated per Annex B of ANSI T1E1.2 Revision 3: systematic jitter ≤1.2 ns p-p and random jitter ≤1.91 ns p-p for the receiver, ensuring system-level timing compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Rate | 155.52 MBd - matches SONET OC-3 / SDH STM-1 line rate; enables direct integration into ATM UNI physical layer designs. |
| Optical Wavelength | 1270–1380 nm center wavelength - optimized for low dispersion in multimode fiber at 1300 nm window. |
| Transmit Power (BOL) | -19 dBm avg. (62.5/125 µm) - provides sufficient margin for 2 km link with connector/splice losses and aging. |
| Receiver Sensitivity | -35 dBm avg. at eye center - ensures reliable BER ≤1×10⁻¹⁰ under worst-case jitter and dispersion conditions. |
| Supply Voltage | +3.3 V or +5.0 V - single-rail operation simplifies power delivery; supports legacy and modern board designs. |
| Operating Temp | -10°C to +85°C ambient - extended industrial grade rating enables deployment in uncontrolled wiring closets and telecom cabinets. |
| Jitter (Rx Sys) | ≤1.2 ns p-p systematic jitter - meets ANSI T1E1.2 Annex B allocation, preserving system-level timing budget. |
Pinout & Package
AFBR-5805ATZ uses a standard 1×9 SIP (Single In-line Package) with 9 signal pins and 2 mechanical solder posts. The package supports either duplex SC or duplex ST receptacle interfaces and complies with multisource 1×9 footprint definitions. Height is ≤39.12 mm (1.540 in), compatible with chassis cutouts for both connector types.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 9 | VEE | Ground reference for PECL logic; must be connected to system ground plane for signal integrity and ESD immunity. |
| 2, 3 | RD | Differential receiver data outputs; PECL-compatible, terminated to VCC−2 V via 50 Ω for proper logic levels. |
| 4 | SD | Signal detect (single-ended); asserts high when received optical power ≥ −31 dBm, deasserts ≤ −45 dBm. |
| 5, 6 | VCC | Positive supply input; accepts +3.3 V or +5.0 V; requires local decoupling (0.1 µF + 10 µF) per datasheet Figure 7. |
| 7, 8 | TD | Differential transmitter data inputs; PECL-referenced (ECL-shifted); accept −1.81 V to −0.88 V relative to VCC. |
Key Features
| Feature | Design Value |
|---|---|
| SONET OC-3 Physical Layer Compliance | Fully compliant with ATM Forum UNI 3.0 and ANSI T1E1.2 for 2 km multimode fiber - eliminates need for external retiming or protocol adaptation. |
| LED Aging Performance | <1 dB optical power degradation over lifetime - exceeds industry convention (1.5 dB), reducing link margin erosion in long-life deployments. |
| EMI Shielding Architecture | Internal shields for optical/electrical subassemblies - achieves 13 dB margin to FCC Class B with SC receptacle, enabling compact board layouts without added shielding. |
| Wave Solder Compatibility | Qualified for aqueous wash and wave solder processes - supports high-volume manufacturing without rework or optical contamination risk. |
| RoHS & ESD Robustness | RoHS compliant; MIL-STD-883C Class 2 ESD rating (2000–3999 V on pins) - suitable for automated assembly and field-deployable equipment. |
Applications
| ATM Backbone Link | Wiring Closet to Desktop |
|---|---|
Use Scenario: Interconnection between central office ATM switches and aggregation nodes over 2 km of 62.5/125 µm multimode fiber. IC Role / Device Role / Timing Role: SONET OC-3 physical layer transceiver providing clock recovery, signal conditioning, and optical-electrical conversion. Use Value: Delivers guaranteed −19 dBm transmit power and −35 dBm sensitivity to sustain BER ≤1×10⁻¹⁰ across temperature and aging, eliminating repeaters. |
Use Scenario: Horizontal cabling from telecom wiring closet to desktop ATM adapters or workgroup switches using 50/125 µm fiber. IC Role / Device Role / Timing Role: Full-duplex optical transceiver implementing UNI-compliant physical layer with integrated signal detect for link status monitoring. Use Value: Enables plug-and-play link establishment with automatic fault detection via SD output, reducing network commissioning time. |
| SONET OC-3 Test Equipment | Legacy Telecom Interface Module |
Use Scenario: Optical interface in protocol analyzers and bit error rate testers validating ATM/SONET frame integrity and jitter compliance. IC Role / Device Role / Timing Role: Reference-grade transceiver with documented SJ/RJ contributions (≤1.2/≤1.91 ns p-p) for calibrated test signal generation and reception. Use Value: Provides traceable jitter performance aligned with ANSI T1E1.2 Annex B, supporting conformance testing without external calibration. |
Use Scenario: Retrofit upgrade of aging PBX or multiplexer systems requiring drop-in replacement of obsolete OC-3 optical modules. IC Role / Device Role / Timing Role: Pin-compatible 1×9 SIP transceiver supporting same SC/ST mechanical interface and electrical signaling as legacy Avago AFBR-5805Z series. Use Value: Maintains existing PCB layout and firmware while extending product lifecycle with improved LED aging and RoHS compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SONET OC-3 multimode fiber transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AFBR-5805TZ | Same optical/electrical specs but rated for 0°C to +70°C ambient; lower max operating temperature than AFBR-5805ATZ's −10°C to +85°C. | Suitable for controlled indoor environments only; not qualified for unconditioned wiring closets or outdoor cabinets. | Select AFBR-5805TZ only if thermal management guarantees ambient ≤70°C; otherwise AFBR-5805ATZ ensures wider deployment flexibility. |
| HFBR-5805CPZ | Same 1×9 package and SONET OC-3 compliance, but uses VCSEL instead of LED; higher coupling efficiency into 50/125 µm fiber. | Better suited for 50/125 µm links up to 2 km; slightly higher cost and different aging profile (VCSEL vs. LED). | Choose HFBR-5805CPZ when optimizing for 50/125 µm fiber loss budget or when VCSEL reliability model aligns with system requirements. |
Compared with AFBR-5805TZ, AFBR-5805ATZ extends operational range to −10°C for cold-start scenarios and +85°C for high-ambient deployments, while HFBR-5805CPZ trades LED longevity for higher 50/125 µm coupling efficiency - making AFBR-5805ATZ the optimal choice for general-purpose, temperature-variable ATM backbone links.
Availability
AFBR-5805ATZ is available at Aetrix Electronics and suitable for SONET OC-3 backbone links, ATM wiring closet deployments, and legacy telecom interface upgrades requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for AFBR-5805ATZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Broadcom Inc. (acquired Avago Technologies in 2016) is a global leader in semiconductor solutions for wired and wireless communications, with deep expertise in optical interconnects and fiber channel technologies.
The AFBR-5800Z family was designed specifically for cost-sensitive, high-reliability SONET OC-3/SDH STM-1 ATM physical layer implementations in enterprise and access networks - emphasizing manufacturability, multisource compatibility, and extended temperature operation.
FAQ
What is the maximum supported fiber distance for AFBR-5805ATZ in a 62.5/125 µm multimode link?
The AFBR-5805ATZ is specified for 2 km backbone links per ANSI T1E1.2 and ATM Forum UNI 3.0. Its optical power budget (−19 dBm BOL transmit, −35 dBm sensitivity) accommodates fiber attenuation, connector losses, splices, and ≥1 dB aging margin - validated for 62.5/125 µm fiber with NA=0.275. Longer distances require repeaters or lower-loss fiber.
Does AFBR-5805ATZ support both +3.3 V and +5.0 V supply voltages simultaneously?
No, AFBR-5805ATZ operates from a single supply: either +3.3 V or +5.0 V, not both. The internal driver and preamplifier ICs are designed to function across either rail, with supply current ranging from 135 mA (3.3 V) to 175 mA (5.0 V) for the transmitter and 87–120 mA for the receiver. Mixed-supply operation is not supported.
How is signal detect (SD) functionality implemented in AFBR-5805ATZ?
The AFBR-5805ATZ provides a single-ended Signal Detect (SD) output that asserts high when received optical power exceeds −31 dBm (PA) and deasserts below −45 dBm (PD), with 1.5 dB hysteresis. SD response time is 0–100 µs (assert) and 0–350 µs (deassert), enabling rapid link-up/down detection in ATM network management systems without external monitoring circuitry.
Is AFBR-5805ATZ pin-compatible with earlier AFBR-5805Z variants?
Yes, AFBR-5805ATZ shares identical 1×9 SIP pinout, mechanical footprint, and electrical signaling (PECL I/O, VEE/VCC/SD/TD/RD assignments) with AFBR-5805Z, AFBR-5805TZ, and AFBR-5805AZ. The only differences are extended temperature rating (−10°C to +85°C) and updated RoHS compliance - no PCB or firmware changes are required for migration.
What packaging options are available for AFBR-5805ATZ?
AFBR-5805ATZ is supplied in a low-profile 1×9 SIP package with choice of duplex SC or duplex ST receptacle interface. Both versions use the same pinout and electrical characteristics. The housing is molded from filled nonconductive plastic, with phosphor bronze pins/posts plated in pure tin (electrical) or tin-copper (solder posts) for lead-free assembly compatibility.
AFBR-5805ATZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Broadcom Limited
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Data Rate:
- -
- Wavelength:
- 1300nm
- Applications:
- General Purpose
- Voltage - Supply:
- 3.3V
- Connector Type:
- ST
- Mounting Type:
- Through Hole
AFBR-5805ATZ FAQ
1.How can I place an order for AFBR-5805ATZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AFBR-5805ATZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AFBR-5805ATZ reliable?
The price and inventory of AFBR-5805ATZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AFBR-5805ATZ is usually 5 days.
3.What payment methods are accepted for AFBR-5805ATZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AFBR-5805ATZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AFBR-5805ATZ?
AFBR-5805ATZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AFBR-5805ATZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AFBR-5805ATZ?
For technical support, including AFBR-5805ATZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AFBR-5805ATZ requirements.
6.How does Aetrix verify that AFBR-5805ATZ is sourced from the original manufacturer or authorized distributors?
All AFBR-5805ATZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AFBR-5805ATZ meets industry standards.
7.What is the process for return or replacement of AFBR-5805ATZ?
All AFBR-5805ATZ units undergo pre-shipment inspection (PSI). If there is an issue with AFBR-5805ATZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AFBR-5805ATZ part is unused and in its original packaging.
Return procedure for AFBR-5805ATZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AFBR-5805ATZ Tags
-
AFBR-5972EZ
Broadcom Limited
-
AFBR-5972BZ
Broadcom Limited
-
FTLF8519P3BNL
Coherent
-
AFBR-5803Z
Broadcom Limited
-
AFBR-5803TZ
Broadcom Limited
-
FTLF8519P3BTL
Coherent
-
AFBR-5803ATZ
Broadcom Limited
-
AFBR-5803ATQZ
Broadcom Limited
-
FTLX8574D3BCV
Coherent
-
FTLF8526P3BNL
Coherent
-
FTLF8519F2GCL
Coherent
-
FTLF1318P3BTL
Coherent
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
