Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Diodes Incorporated AP7201-1010FMG-7

Name: AP7201-1010FMG-7
Brand: Diodes Incorporated
SKU: AP7201-1010FMG-7
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AP7201-1010FMG-7

Manufacturer:: Diodes Incorporated

Category:: Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Package:: 6-UFDFN Exposed Pad

Datasheet:: AP7201-1010FMG-7.pdf

Description:: IC REG LINEAR 1V/1V 6DFN2018

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,632

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AP7201-1010FMG-7 from Diodes Incorporated is a dual-channel CMOS low-dropout linear regulator delivering 150mA per output with fixed 1.0V outputs on both channels, operating from 1.9V–5.5V input, featuring 100mV dropout at 100mA, 25µA typical quiescent current, and thermal shutdown protection. It serves as a compact power management solution for space-constrained portable electronics requiring independent, logic-controlled voltage regulation.

For engineers reviewing the AP7201-1010FMG-7 datasheet, AP7201-1010FMG-7 pinout, AP7201-1010FMG-7 application, or AP7201-1010FMG-7 equivalent, this device is selected for dual-rail low-power biasing in battery-powered audio and RF subsystems where fast transient response, high PSRR (78dB @ 1kHz), and independent enable control are critical design requirements.

Technical Context

The AP7201-1010FMG-7 integrates two independent LDO regulators sharing a common input but with separate EN1/EN2 controls, error amplifiers, and pass transistors-enabling channel-specific power sequencing and standby modes. Each channel uses internal voltage reference and phase compensation optimized for stability with ≥0.22µF ceramic output capacitors.

Its fold-back current limiting (300mA) and short-circuit protection (40mA typical) operate independently per channel, while thermal shutdown triggers at 145°C with 15°C hysteresis. The DFN2018-6 package includes an exposed thermal pad for junction-to-PCB heat conduction, supporting θ_JA = 70°C/W under defined 2-layer FR-4 layout conditions.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	1.9V to 5.5V - supports single-cell Li-ion, Li-poly, or 3.3V/5V system rails without external pre-regulation.
Output Voltage	Fixed 1.0V per channel - precisely trimmed for core logic or low-voltage I/O supply in modern SoCs and microcontrollers.
Max Output Current	150mA per channel - sufficient for powering multiple low-power peripherals (e.g., sensors, codecs, RF front-ends) simultaneously.
Dropout Voltage	100mV at 100mA (3.3V output); 170–220mV at 100mA (1.8V output) - enables high efficiency near end-of-battery discharge.
Quiescent Current	25µA typical per channel - minimizes standby power loss in always-on subsystems like Bluetooth baseband or GPS receivers.
PSRR	78dB at 1kHz - suppresses switching noise from adjacent DC-DC converters feeding shared input rails.
Thermal Shutdown	Triggers at 145°C with 15°C hysteresis - prevents permanent damage during sustained overload or poor PCB thermal design.

Pinout & Package

AP7201-1010FMG-7 is housed in a 2.0mm × 1.8mm DFN2018-6 (USP-6B) package with wettable flank leads and RoHS-compliant green molding compound. The exposed thermal pad (Pin 4, VSS) must be soldered to a PCB copper pour for thermal performance.

Pin/Terminal	Circuit Role	Design Meaning
1 (EN2)	Enable input 2	Active-high logic control for Channel 2; pulls output to high-impedance when low, reducing quiescent current to 1µA.
2 (VIN)	Input voltage supply	Common input rail for both regulators; requires ≥0.22µF ceramic bypass capacitor placed adjacent to pin.
3 (EN1)	Enable input 1	Active-high logic control for Channel 1; enables independent power gating of each 1.0V rail.
4 (VSS)	Ground / Thermal pad	Primary return path and thermal conduction interface; must be connected to large PCB ground plane for θ_JA compliance.
5 (VOUT1)	Output 1	Regulated 1.0V supply for load; requires ≥0.22µF ceramic capacitor to ground for stability and transient response.
6 (VOUT2)	Output 2	Regulated 1.0V supply for second load; electrically isolated from VOUT1, enabling independent load transients.

Key Features

Feature	Design Value
Independent dual-channel enable control	EN1/EN2 allow staggered power-up/down sequencing and selective channel shutdown without affecting the other regulator.
Ultra-low quiescent current	25µA typical per channel ensures >1-year battery life in coin-cell–powered devices with periodic wake-up cycles.
High PSRR at 1kHz	78dB attenuation of ripple/noise from upstream DC-DC converters preserves signal integrity in analog/RF sections.
Stable with small ceramic capacitors	Guaranteed stability with ≥0.22µF X5R/X7R ceramics eliminates need for bulky tantalum or electrolytic capacitors.
Fold-back current limit	300mA per channel limits power dissipation during overload, preventing thermal runaway before shutdown activates.

Applications

Bluetooth Headsets

Smartphones (Baseband Subsystem)

Use Scenario: Powering dual-rail audio codec and Bluetooth radio IC in ultra-thin headset form factor.

IC Role / Device Role / Timing Role: Dual 1.0V LDO providing clean, sequenced bias for analog front-end and digital baseband blocks.

Use Value: Independent EN control allows audio path to remain active while radio enters deep sleep, cutting total system IQ by 50%.

Use Scenario: Supplying 1.0V core voltage to application processor's auxiliary domain and sensor hub MCU.

IC Role / Device Role / Timing Role: Low-noise, fast-transient dual LDO delivering tightly regulated voltage under dynamic load changes.

Use Value: 78dB PSRR rejects noise from main PMIC switchers, preventing audible artifacts and sensor measurement drift.

Digital Still Cameras (Image Sensor Bias)

GPS Receivers (RF Front-End)

Use Scenario: Generating matched 1.0V supplies for CIS analog pixel array and column ADC reference circuitry.

IC Role / Device Role / Timing Role: Dual-output LDO ensuring identical voltage tracking and low mutual noise coupling between analog paths.

Use Value: <100mV dropout enables operation down to 1.9V input, extending usable battery range in compact camera modules.

Use Scenario: Providing ultra-low-noise 1.0V bias to GPS LNA and downconverter stages in handheld navigation units.

IC Role / Device Role / Timing Role: High-PSRR dual LDO isolating sensitive RF circuitry from noisy digital supply domains.

Use Value: 25µA quiescent current extends battery runtime during cold-start acquisition without compromising SNR.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-channel LDO regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS70610QDSERQ1	Single 1.0V output, 150mA, 17µA IQ, automotive AEC-Q100 Grade 1 rated.	Lacks dual output; requires two devices for same functionality; higher cost per channel.	Select only if automotive qualification and lower IQ outweigh need for integration and board space savings.
MCP1826S-1002E/DB	Dual 1.0V output, 300mA per channel, 95µA IQ, SOT-23-6 package.	Higher IQ and larger footprint; no thermal pad; lower PSRR (65dB @ 1kHz).	Prefer when higher output current headroom is required and thermal constraints permit larger package.

Compared with TPS70610QDSERQ1 and MCP1826S-1002E/DB, the AP7201-1010FMG-7 delivers optimal integration density, lowest quiescent current among dual-output equivalents, and superior PSRR-making it ideal for consumer portable designs prioritizing size, battery life, and noise-sensitive analog performance.

Availability

AP7201-1010FMG-7 is available at Aetrix Electronics and suitable for Bluetooth headsets, smartphone baseband subsystems, and GPS receiver designs requiring stable component supply, consistent parametric performance across production lots, and long-term lifecycle support.

Supply support for AP7201-1010FMG-7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Diodes Incorporated is a global manufacturer of discrete semiconductors and analog ICs, specializing in high-reliability power management, signal integrity, and protection solutions for consumer, industrial, and automotive markets.

The AP7201 belongs to Diodes' precision dual-LDO product line, engineered specifically for portable electronics demanding independent, low-noise, low-quiescent-current regulation in minimal PCB area.

FAQ

What is the minimum input capacitance required for stable operation?

The AP7201-1010FMG-7 requires a minimum 0.22µF ceramic capacitor between VIN and VSS, placed as close as possible to pins 2 and 4. This value ensures input impedance stability and prevents oscillation under varying load conditions. Larger values (e.g., 1µF) further improve line transient suppression but are not mandatory for basic functionality.

Can both outputs be disabled simultaneously, and what is the resulting current draw?

Yes-driving both EN1 and EN2 low disables both 1.0V outputs, reducing total input current to ≤1µA (typical shutdown current). This state maintains regulation readiness while minimizing battery drain in fully idle modes, such as GPS cold-start standby or headset off-state.

Is the thermal pad (Pin 4) required to be connected to ground?

No-the exposed thermal pad (VSS) may be left floating electrically, but it must be soldered to a PCB copper pour for thermal conduction. While grounding improves EMI performance, the primary requirement is mechanical attachment to a thermally conductive plane to maintain θ_JA ≤70°C/W and prevent thermal shutdown under 150mA load.

How does the AP7201-1010FMG-7 handle output short-circuit events?

When either VOUT pin is shorted to VSS, the device activates short-circuit protection, clamping output current to ~40mA (typical) and maintaining safe junction temperature. Unlike fold-back limiting, this mode remains active until the fault clears, preventing damage during sustained shorts without cycling thermal shutdown.

AP7201-1010FMG-7 Specifications

Product attributes: Attribute value

Manufacturer:: Diodes Incorporated

Series:: -

Package/Case:: 6-UFDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Output Configuration:: Positive

Output Type:: Fixed

Number of Regulators:: 2

Voltage - Input (Max):: 5.5V

Voltage - Output (Min/Fixed):: 1V, 1V

Voltage - Output (Max):: -

Voltage Dropout (Max):: -

Current - Output:: 150mA, 150mA

Current - Quiescent (Iq):: 45 µA

Current - Supply (Max):: -

PSRR:: 78dB (1kHz)

Control Features:: Enable

Protection Features:: Over Current, Over Temperature, Short Circuit

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: U-DFN2018-6

AP7201-1010FMG-7 FAQ

1.How can I place an order for AP7201-1010FMG-7 through Aetrix?

Please submit a Request for Quotation (RFQ) for AP7201-1010FMG-7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AP7201-1010FMG-7 reliable?

The price and inventory of AP7201-1010FMG-7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AP7201-1010FMG-7 is usually 5 days.

3.What payment methods are accepted for AP7201-1010FMG-7?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AP7201-1010FMG-7 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AP7201-1010FMG-7?

AP7201-1010FMG-7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AP7201-1010FMG-7 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AP7201-1010FMG-7?

For technical support, including AP7201-1010FMG-7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AP7201-1010FMG-7 requirements.

6.How does Aetrix verify that AP7201-1010FMG-7 is sourced from the original manufacturer or authorized distributors?

All AP7201-1010FMG-7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AP7201-1010FMG-7 meets industry standards.

7.What is the process for return or replacement of AP7201-1010FMG-7?

All AP7201-1010FMG-7 units undergo pre-shipment inspection (PSI). If there is an issue with AP7201-1010FMG-7, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AP7201-1010FMG-7 part is unused and in its original packaging.

Return procedure for AP7201-1010FMG-7:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-11 Comparator Circuit: Voltage Thresholds, Op-Amp Differences, LM393 and Practical Design

Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …