Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Diodes Incorporated AP7201-1011FMG-7

Name: AP7201-1011FMG-7
Brand: Diodes Incorporated
SKU: AP7201-1011FMG-7
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AP7201-1011FMG-7

Manufacturer:: Diodes Incorporated

Category:: Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Package:: 6-UFDFN Exposed Pad

Datasheet:: AP7201-1011FMG-7.pdf

Description:: IC REG LINEAR 1V/1.1V 6DFN2018

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,272

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AP7201-1011FMG-7 from Diodes Incorporated is a dual-channel CMOS low-dropout linear regulator delivering 150mA per output with fixed 1.0V and 1.1V outputs, 100mV dropout at 100mA (3.3V output), 25µA typical quiescent current, and operation from 1.9V–5.5V input-used in Bluetooth headsets and digital still cameras for independent power rail regulation.

For engineers reviewing the AP7201-1011FMG-7 datasheet, AP7201-1011FMG-7 pinout, AP7201-1011FMG-7 application, or AP7201-1011FMG-7 equivalent, this device supports dual-rail low-power portable systems requiring independent enable control, fast transient response, high PSRR (78dB @ 1kHz), thermal shutdown, and compatibility with 0.22µF ceramic capacitors.

Technical Context

The AP7201 integrates two independent LDO regulators sharing a common input but featuring separate EN1/EN2 controls, error amplifiers, and pass elements-each with fold-back current limiting and thermal shutdown. Its CMOS architecture enables ultra-low I_Q and stable operation with minimal external capacitance.

Each channel regulates its output voltage via internal precision reference and feedback loop; output voltages are factory-trimmed (1.0V and 1.1V for this variant) with ±2% accuracy over load, line, and temperature. The DFN2018-6 package includes an exposed thermal pad for junction-to-PCB heat conduction.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	1.9V to 5.5V - supports single-cell Li-ion, Li-polymer, and multi-cell alkaline/NiMH battery inputs without external pre-regulation.
Output Voltage (Ch1/Ch2)	1.0V / 1.1V - factory-fixed, enabling direct powering of core logic (e.g., ARM Cortex-M0 cores) and I/O peripherals with matched rail sequencing.
Max Output Current	150mA per channel - sufficient for RF transceivers, audio codecs, and sensor interfaces in compact portable devices.
Dropout Voltage	100mV at 100mA (3.3V output); 170–220mV at 100mA (1.8V output) - ensures regulation down to near-battery-depletion voltage in energy-constrained systems.
Quiescent Current	25µA typical - reduces standby power loss by >90% vs. legacy bipolar LDOs, extending battery life in always-on sensor nodes.
PSRR	78dB at 1kHz - suppresses switching noise from DC-DC converters feeding the LDO input, critical for ADC reference and RF PLL supply rails.
Thermal Shutdown	Triggers at ~145°C with 15°C hysteresis - prevents permanent damage during sustained overload or poor PCB thermal design.

Pinout & Package

AP7201-1011FMG-7 is housed in a 2.0mm × 1.8mm DFN2018-6 (USP-6B) package with wettable flank leads and an exposed thermal pad on the bottom surface. The package is RoHS-compliant, lead-free, and uses green molding compound (no Br/Sb).

Pin/Terminal	Circuit Role	Design Meaning
1 (EN2)	Enable input 2 (active-high)	Controls Channel 2 output independently; logic high ≥1.6V enables regulation, low ≤0.25V disables output and reduces I_Q to 1µA.
2 (VIN)	Common input voltage supply	Accepts 1.9–5.5V; requires ≥0.22µF ceramic capacitor to GND placed adjacent to pin for stability and noise rejection.
3 (EN1)	Enable input 1 (active-high)	Controls Channel 1 output independently; identical threshold specs to EN2, enabling staggered power-up or dynamic rail gating.
4 (VSS/GND)	Ground reference and thermal path	Common return for both channels; connects to PCB ground plane via thermal pad for optimal heat dissipation (θ_JA = 70°C/W).
5 (VOUT1)	Fixed 1.0V regulated output	Delivers up to 150mA; requires ≥0.22µF ceramic capacitor to GND for transient stability and PSRR optimization.
6 (VOUT2)	Fixed 1.1V regulated output	Delivers up to 150mA; electrically isolated from VOUT1-supports independent load switching and fault containment.

Key Features

Feature	Design Value
Dual independent enable inputs	EN1 and EN2 allow per-channel power gating-enabling dynamic power management in multi-sleep-state systems without external MOSFETs.
Fold-back current limit	Clamps output current to ~300mA during overload, reducing power dissipation and preventing thermal runaway under short-circuit conditions.
Ultra-low quiescent current	25µA typical across full input range-minimizes battery drain in always-on applications like GPS tracking or BLE beacon firmware.
High PSRR at 1kHz	78dB attenuation of input ripple-preserves signal integrity for noise-sensitive analog blocks (e.g., audio DACs, RF synthesizers) powered from noisy DC-DC sources.
Stable with small ceramic caps	Guaranteed stability with ≥0.22µF X5R/X7R ceramic capacitors-reduces BOM cost and board area vs. larger tantalum or electrolytic alternatives.

Applications

Bluetooth Headset Power Management

Digital Still Camera Sensor Biasing

Use Scenario: Dual-rail power delivery to Bluetooth baseband IC (1.0V core) and RF transceiver (1.1V I/O) within space-constrained earbud PCBs.

IC Role / Device Role / Timing Role: Independent LDO regulator providing clean, sequenced, and enable-controllable voltage rails with fast load transient response.

Use Value: Enables simultaneous low-noise operation of digital and RF sections while minimizing standby current and eliminating need for discrete enable logic.

Use Scenario: Biasing CMOS image sensor analog front-end (1.0V) and timing controller logic (1.1V) in compact point-and-shoot camera modules.

IC Role / Device Role / Timing Role: Dual-output LDO supplying tightly regulated, low-ripple voltage to noise-sensitive pixel readout circuitry and digital control logic.

Use Value: Maintains <±2% output accuracy across temperature and load, ensuring consistent sensor gain calibration and exposure timing accuracy.

Smartphone Application Processor Core

GPS Receiver Baseband Supply

Use Scenario: Providing dedicated 1.0V core and 1.1V I/O supplies to low-power microcontroller subsystems in smartphone auxiliary processors (e.g., sensor hub).

IC Role / Device Role / Timing Role: Dual-channel LDO delivering independent, enable-gated power rails compatible with dynamic voltage scaling (DVS) sequences.

Use Value: Supports rapid power-state transitions (e.g., wake-from-sleep in <50µs) without output overshoot, preserving system-level timing margins.

Use Scenario: Powering GPS baseband ASIC's analog section (1.0V) and digital correlator (1.1V) in automotive-grade navigation modules operating at -40°C to +85°C.

IC Role / Device Role / Timing Role: High-PSRR dual LDO rejecting switching noise from main PMIC while maintaining regulation across wide input voltage swing (2.8V–5.5V).

Use Value: Ensures continuous satellite lock and position fix accuracy by suppressing supply-induced phase noise in GPS RF front-end.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-output LDO regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS70245PWPR	200mA per channel, 1.2V/1.5V fixed outputs, higher I_Q (120µA), no independent EN pins	Requires external level-shifting for enable control; better suited for higher-current, less space-constrained designs	Select when higher output current and tighter initial accuracy (±1%) outweigh need for independent enable and ultra-low I_Q.
MCP1826S-1002E/DB	Single-channel, 1.0V fixed, 300mA output, 65µA I_Q, SOT-23-5 package	Requires two devices for dual-rail; lacks independent enable and thermal shutdown hysteresis	Choose only if board layout allows duplication and thermal management is externally handled.

Compared with TPS70245PWPR and MCP1826S-1002E/DB, AP7201-1011FMG-7 uniquely delivers dual independent enables, 25µA I_Q, and 1.0V/1.1V matching in a 2.0×1.8mm footprint-making it optimal for miniaturized, battery-sensitive dual-rail systems where per-channel control and minimal standby loss are mandatory.

Availability

AP7201-1011FMG-7 is available at Aetrix Electronics and suitable for Bluetooth headsets, digital still cameras, and GPS receivers requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for AP7201-1011FMG-7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Diodes Incorporated is a global manufacturer of discrete semiconductors and analog ICs, specializing in high-reliability power management, signal integrity, and protection solutions for consumer, industrial, and automotive markets.

The AP7201 belongs to Diodes' low-power LDO regulator product line, engineered specifically for portable electronics requiring dual independent rails, ultra-low quiescent current, and robust thermal protection in ultra-compact packages.

FAQ

What is the minimum input capacitance required for stable operation?

The AP7201-1011FMG-7 requires a minimum 0.22µF ceramic capacitor between VIN and GND, placed as close as possible to the device. This value ensures stability across all operating conditions and suppresses high-frequency supply noise that could degrade PSRR performance.

Can both outputs be disabled simultaneously, and what is the shutdown current?

Yes-driving both EN1 and EN2 low disables both outputs, reducing total input current to 1µA maximum. This state maintains regulation readiness while minimizing battery drain in deep-sleep modes of portable devices such as Bluetooth trackers and wearables.

Is the thermal pad electrically connected, and how should it be routed on the PCB?

The exposed thermal pad on the DFN2018-6 package is internally connected to VSS (GND). It must be soldered to a solid copper ground plane using at least three thermal vias to an inner or bottom-layer ground plane to achieve the specified θ_JA = 70°C/W and prevent thermal shutdown under full load.

How does the current limit behave under short-circuit conditions?

Under short-circuit, the AP7201-1011FMG-7 activates fold-back current limiting, clamping output current to ~300mA initially, then further reducing it to ~40mA once V_OUT drops below 200mV-protecting both the IC and PCB traces while allowing safe recovery after fault removal.

AP7201-1011FMG-7 Specifications

Product attributes: Attribute value

Manufacturer:: Diodes Incorporated

Series:: -

Package/Case:: 6-UFDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Output Configuration:: Positive

Output Type:: Fixed

Number of Regulators:: 2

Voltage - Input (Max):: 5.5V

Voltage - Output (Min/Fixed):: 1V, 1.1V

Voltage - Output (Max):: -

Voltage Dropout (Max):: -

Current - Output:: 150mA, 150mA

Current - Quiescent (Iq):: 45 µA

Current - Supply (Max):: -

PSRR:: 78dB (1kHz)

Control Features:: Enable

Protection Features:: Over Current, Over Temperature, Short Circuit

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: U-DFN2018-6

AP7201-1011FMG-7 FAQ

1.How can I place an order for AP7201-1011FMG-7 through Aetrix?

Please submit a Request for Quotation (RFQ) for AP7201-1011FMG-7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AP7201-1011FMG-7 reliable?

The price and inventory of AP7201-1011FMG-7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AP7201-1011FMG-7 is usually 5 days.

3.What payment methods are accepted for AP7201-1011FMG-7?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AP7201-1011FMG-7 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AP7201-1011FMG-7?

AP7201-1011FMG-7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AP7201-1011FMG-7 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AP7201-1011FMG-7?

For technical support, including AP7201-1011FMG-7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AP7201-1011FMG-7 requirements.

6.How does Aetrix verify that AP7201-1011FMG-7 is sourced from the original manufacturer or authorized distributors?

All AP7201-1011FMG-7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AP7201-1011FMG-7 meets industry standards.

7.What is the process for return or replacement of AP7201-1011FMG-7?

All AP7201-1011FMG-7 units undergo pre-shipment inspection (PSI). If there is an issue with AP7201-1011FMG-7, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AP7201-1011FMG-7 part is unused and in its original packaging.

Return procedure for AP7201-1011FMG-7:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-11 Comparator Circuit: Voltage Thresholds, Op-Amp Differences, LM393 and Practical Design

Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …