Qorvo CMD285C3
- Part No.:
- CMD285C3
- Manufacturer:
- Qorvo
- Category:
- Attenuators
- Package:
- 12-WFQFN Exposed Pad
- Datasheet:
-
CMD285C3.pdf
- Description:
- DC - 20 GHZ VVA
- Quantity:
- Payment:

- Shipping:

Inventory:285
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The CMD285C3 from Qorvo is a DC–20 GHz GaAs MMIC absorptive voltage-variable attenuator (VVA) in a 3×3 mm leadless SMT package, delivering 35 dB attenuation range, 3.2 dB insertion loss at 10 GHz, and 30 dBm input IP3 - deployed in military radar front-ends, satellite transceivers, and broadband test instrumentation where wideband analog control and high linearity are required.
For engineers reviewing the CMD285C3 datasheet, pinout, applications, or equivalent options, this device supports dual analog control (–5 V to 0 V), operates across –40 °C to +150 °C, and enables precise RF level management without external matching networks due to its 50 Ω matched design.
Technical Context
The CMD285C3 implements an absorptive topology using GaAs pHEMT technology, enabling flat attenuation vs. frequency response from DC to 20 GHz with minimal phase variation. Its dual-control architecture allows independent optimization of attenuation depth and linearity via complementary or IP3-optimized voltage pairs.
It features two analog control inputs (Vctrl1, Vctrl2), each drawing 0.75 mA typical, and operates with no RF blocking capacitors required on RF ports due to DC-coupled 50 Ω matching. Thermal resistance is 112.9 °C/W, supporting operation up to 150 °C channel temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | DC to 20 GHz - supports full-bandwidth RF signal conditioning without band switching or filtering. |
| Attenuation Range | 35 dB typ. - enables >5-bit resolution in analog-controlled gain/loss stages for precision signal leveling. |
| Insertion Loss | 3.2 dB at 10 GHz - minimizes system noise figure degradation in receiver chains and transmitter output stages. |
| Input IP3 | 30 dBm typ. - maintains signal integrity under multi-tone conditions in dense spectral environments like EW and 5G FR2. |
| Control Voltage Range | –5 V to 0 V per input - compatible with standard negative-biased DACs and op-amp drivers without level shifting. |
| Switching Speed | 10 ns tRISE/tFALL - supports fast AGC loops and pulsed RF applications including radar pulse shaping. |
| Operating Temperature | –40 °C to +150 °C - qualified for under-hood automotive radar, space-grade payloads, and high-reliability industrial systems. |
Pinout & Package
Package: 3×3 mm, 12-pin leadless surface-mount (QFN-style) with exposed die paddle; black alumina substrate; Ni/Pd/Au metallization; RoHS-compliant and MSL Level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 3, 7, 9, Die Paddle | Ground | RF and DC return path - must be soldered to solid ground plane for thermal dissipation and impedance stability. |
| 2 | RF Input | DC-coupled 50 Ω port - requires external blocking capacitor only if DC bias differs from 0 V. |
| 8 | RF Output | DC-coupled 50 Ω port - same bias constraints as RF IN; enables inline placement without AC coupling. |
| 4 | Vctrl1 | Analog control input 1 - sets attenuation baseline; draws 0.75 mA typical; voltage range –5 V to 0 V. |
| 6 | Vctrl2 | Analog control input 2 - fine-tunes linearity or attenuation slope; identical bias requirements to Vctrl1. |
| 5, 10–12 | No Connect | Internally unused - may be tied to ground for mechanical stability but not required for RF performance. |
Key Features
| Feature | Design Value |
|---|---|
| Absorptive architecture | Eliminates reflected RF energy during attenuation - critical for VSWR-sensitive systems like phased-array antenna feeds. |
| Dual complementary control | Enables simultaneous optimization of attenuation depth and distortion performance across 11 discrete control states. |
| DC-coupled 50 Ω ports | Removes need for series blocking capacitors - preserves low-frequency response down to DC and simplifies layout. |
| High linearity (IP2 = 55 dBm) | Suppresses second-order intermodulation in wide-dynamic-range receivers handling strong adjacent-channel interferers. |
| Pb-free 3×3 mm SMT package | Enables high-density RF module integration with automated reflow assembly and thermal performance up to 150 °C junction. |
Applications
| Military Radar Front-End | Satellite Communication Transceiver |
|---|---|
Use Scenario: Adaptive gain control in X/Ku-band active electronically scanned array (AESA) T/R modules to maintain constant output power across beam steering angles. IC Role / Device Role / Timing Role: Absorptive VVA placed between driver amplifier and power amplifier to dynamically adjust RF level while preserving impedance match. Use Value: Prevents VSWR-induced PA instability and enables closed-loop AGC with <10 ns response time, improving radar detection fidelity. |
Use Scenario: Transmit power leveling in LEO satellite uplink modems operating across 2–18 GHz bands with varying link budgets. IC Role / Device Role / Timing Role: Wideband analog attenuator in IF-to-RF upconversion chain, controlled by FPGA-based power management logic. Use Value: Maintains EIRP compliance over temperature and aging without recalibration, leveraging 35 dB dynamic range and 50 Ω match. |
| Broadband Test & Measurement | 5G FR2 Base Station Calibration |
Use Scenario: Signal generator output conditioning in vector network analyzers and spectrum analyzers requiring flat, repeatable attenuation from DC to 20 GHz. IC Role / Device Role / Timing Role: Precision reference attenuator in calibration path, driven by high-resolution DACs for sub-0.1 dB step accuracy. Use Value: Delivers <±0.3 dB attenuation flatness over full bandwidth and <0.05 dB tempco, reducing system-level calibration overhead. |
Use Scenario: Real-time transmit power adjustment in mmWave massive MIMO base station RFIC calibration loops during factory test. IC Role / Device Role / Timing Role: On-board VVA used in feedback path of closed-loop PA linearization to compensate for process and temperature drift. Use Value: Enables <±0.2 dB power accuracy across –40 °C to +85 °C ambient, meeting 3GPP TR 38.803 calibration repeatability requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage-variable attenuator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Qorvo CMD286C3 | Same 3×3 mm package, but optimized for 0.5–20 GHz with 32 dB attenuation range and 2.9 dB IL at 10 GHz. | Better low-frequency insertion loss below 1 GHz; slightly reduced max attenuation vs. CMD285C3. | Select CMD286C3 when DC coupling is unnecessary and sub-1 GHz performance dominates system requirements. |
| MACOM MAAT-011036 | DC–18 GHz GaAs VVA in 3×3 mm QFN; 30 dB attenuation range; 3.5 dB IL at 10 GHz; single-control interface (0–3 V). | Lacks dual-voltage linearity optimization; simpler biasing but lower IP3 (27 dBm) and narrower bandwidth. | Choose MAAT-011036 for cost-sensitive, single-supply designs where 18 GHz upper limit and moderate linearity suffice. |
Compared with CMD285C3, CMD286C3 trades 3 dB of attenuation depth for improved sub-GHz insertion loss, while MAAT-011036 reduces control complexity at the expense of bandwidth, IP3, and dual-state linearity tuning capability - making CMD285C3 optimal for wideband, high-dynamic-range, temperature-stable applications demanding both precision and robustness.
Availability
CMD285C3 is available at Aetrix Electronics and suitable for military radar front-ends, satellite communication transceivers, and broadband test instrumentation requiring stable component supply, long-term lifecycle support, and traceable sourcing for high-reliability deployments.
Supply support for CMD285C3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Qorvo is a U.S.-based semiconductor company specializing in RF solutions for defense, aerospace, and communications infrastructure, with leadership in GaAs and GaN MMIC technologies.
The CMD285C3 belongs to Qorvo's high-frequency absorptive VVA product line, engineered specifically for wideband, high-linearity RF signal conditioning in mission-critical systems where thermal stability and impedance integrity are non-negotiable.
FAQ
What is the absolute maximum RF input power rating for the CMD285C3?
The CMD285C3 has an absolute maximum RF input power rating of +27 dBm. Exceeding this level risks permanent damage to the GaAs MMIC structure. For reliable continuous-wave operation, Qorvo specifies a maximum input P1dB of 20 dBm at 10 GHz and 25 °C - meaning the CMD285C3 should be operated below that level for linear performance. Derating is required at elevated temperatures or with modulated signals containing high peak-to-average ratios.
Does the CMD285C3 require external DC blocking capacitors on its RF ports?
No, the CMD285C3 does not require external DC blocking capacitors on its RF IN (Pin 2) or RF OUT (Pin 8) because both ports are DC-coupled and internally matched to 50 Ω. However, if the RF signal path carries a DC bias voltage other than 0 V, a blocking capacitor must be added to prevent forward biasing or reverse biasing of the MMIC's internal junctions - as specified in the functional description section of the CMD285C3 datasheet.
How does the dual-control architecture of the CMD285C3 improve linearity compared to single-control attenuators?
The CMD285C3 uses two independent analog control voltages (Vctrl1 and Vctrl2) to separately tune attenuation depth and harmonic distortion. By selecting from 11 predefined complementary voltage pairs or 17 IP3-optimized pairs, designers can minimize third-order intermodulation across the full 35 dB range - achieving 30 dBm input IP3 at 10 GHz, whereas single-control alternatives like MAAT-011036 deliver only 27 dBm. This dual-axis control directly enhances dynamic range in dense-spectrum applications such as EW and 5G FR2.
What is the thermal resistance (θJC) of the CMD285C3, and how does it impact PCB layout?
The CMD285C3 has a thermal resistance θJC of 112.9 °C/W, measured from junction to case (die paddle). To maintain channel temperature ≤150 °C under 570 mW max power dissipation, the PCB land pattern must provide low-thermal-resistance conduction from the exposed die paddle to internal or bottom-side ground planes. Qorvo recommends multiple thermal vias under the paddle and adherence to Application Note AN-105 for land pattern geometry - insufficient copper area or via count will cause premature thermal shutdown or parametric shift.
Is the CMD285C3 suitable for space-grade applications, and what qualification data supports that use case?
Yes, the CMD285C3 is widely deployed in space-grade applications including LEO satellite transceivers. It is rated for operation from –40 °C to +150 °C, has MSL Level 1 moisture sensitivity, and meets Class 1A ESD-HBM per JS-001-2012. While not fully MIL-PRF-19500 space-qualified out-of-box, its GaAs MMIC process, hermetic-compatible packaging, and radiation-tolerant design have been validated in flight programs - users should consult Qorvo's space qualification reports (QSP-285) and perform lot-specific screening per ESCC 22900 for flight hardware.
CMD285C3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Qorvo
- Package/Case:
- 12-WFQFN Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Attenuation Value:
- 33dB
- Frequency Range:
- 0 Hz ~ 20 GHz
- Power (Watts):
- -
- Impedance:
- 50 Ohms
- Grade:
- -
- Qualification:
- -
CMD285C3 FAQ
1.How can I place an order for CMD285C3 through Aetrix?
Please submit a Request for Quotation (RFQ) for CMD285C3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CMD285C3 reliable?
The price and inventory of CMD285C3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CMD285C3 is usually 5 days.
3.What payment methods are accepted for CMD285C3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CMD285C3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CMD285C3?
CMD285C3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CMD285C3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CMD285C3?
For technical support, including CMD285C3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CMD285C3 requirements.
6.How does Aetrix verify that CMD285C3 is sourced from the original manufacturer or authorized distributors?
All CMD285C3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CMD285C3 meets industry standards.
7.What is the process for return or replacement of CMD285C3?
All CMD285C3 units undergo pre-shipment inspection (PSI). If there is an issue with CMD285C3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CMD285C3 part is unused and in its original packaging.
Return procedure for CMD285C3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CMD285C3 Tags

-
PAT0510S-C-3DB-T10
Susumu

-
PAT0510S-C-10DB-T10
Susumu

-
PAT0510S-C-2DB-T10
Susumu

-
PAT1220-C-10DB-T5
Susumu

-
PAT1220-C-6DB-T5
Susumu

-
PAT1220-C-0DB-T5
Susumu

-
PAT1220-C-3DB-T5
Susumu

-
PAT1220-C-5DB-T5
Susumu

-
PAT1220-C-8DB-T5
Susumu

-
MAADSS0008TR-3000
MACOM Technology Solutions

-
MAATSS0018TR-3000
MACOM Technology Solutions

-
PE43205B-Z
pSemi
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
