Silicon Labs CP2400-GMR
- Part No.:
- CP2400-GMR
- Manufacturer:
- Silicon Labs
- Category:
- Display Drivers
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
CP2400-GMR.pdf
- Description:
- IC DRVR 128 SEGMENT 48QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,205
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CP2400-GMR from Silicon Laboratories is a fixed-function 48-pin QFN LCD driver with integrated GPIO expander, SmaRTClock RTC, 256-byte SRAM, and dual 16-bit timers. It supports up to 128-segment LCDs (4-mux), operates from 1.8–3.6 V, delivers ultra-low power LCD mode current of 2.3 µA (typ), and features 5 V-tolerant I/O pins. It serves as a system peripheral in battery-powered display interfaces requiring timekeeping and I/O expansion.
For engineers reviewing the CP2400-GMR datasheet, CP2400-GMR pinout, CP2400-GMR application, or CP2400-GMR equivalent, key selection criteria include its SPI interface (not SMBus/I²C), 48-pin QFN-7×7 mm package, 128-segment LCD drive capability, 36 GPIO expansion pins, and <1.5 µA RTC operating current - all critical for low-power embedded display subsystems.
Technical Context
The CP2400-GMR implements a dedicated LCD controller with on-chip charge pump bias generation, supporting static, 2-/3-/4-mux configurations without external components. Its SmaRTClock uses either a 32.768 kHz crystal, self-oscillate mode, or external CMOS clock, enabling programmable 36-hour alarm wake-up.
It integrates a 20 MHz internal oscillator and accepts external CMOS clock input via CLK pin; host communication occurs over 4-wire SPI at up to 2.5 Mbps (synchronous) or 1 Mbps (internal clock). All digital I/O pins are 5 V tolerant, and power management includes Ultra Low Power LCD Mode (<3 µA typical) and Shutdown Mode (0.02 µA typ at 3.0 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| LCD Drive Capacity | 128 segments (4-mux), enabling compact multi-digit alphanumeric displays without external segment drivers |
| Interface Type | SPI only (4-wire: MOSI/MISO/SCK/NSS); no I²C/SMBus support - requires SPI-capable host controller |
| GPIO Expansion | Up to 36 configurable I/O pins (push-pull/open-drain/digital input), with port match interrupt wake-up capability |
| RTC Accuracy & Power | SmaRTClock with 32.768 kHz crystal option; 2.5 µA typical supply current in RTC-only mode |
| Supply Voltage Range | 1.8–3.6 V with integrated LDO - compatible with single-cell Li-ion or 3.3 V regulated systems |
| Ultra-Low Power Modes | ULP LCD Mode: 2.3 µA (4-mux, 60 Hz, crystal); Shutdown Mode: 0.02 µA at 3.0 V |
| Package | Pb-free 48-pin QFN (7×7 mm footprint, 0.5 mm pitch) - suitable for space-constrained PCB layouts |
Pinout & Package
Pb-free 48-pin QFN package (7×7 mm body, 0.5 mm pitch), thermally enhanced with exposed pad. Pin count and function mapping align with CP2400-GM/GQ variants per Silicon Labs Rev. 1.1 documentation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| XTAL1 / XTAL2 | Crystal oscillator interface | Supports 32.768 kHz watch crystal for RTC; XTAL1 accepts external CMOS clock input |
| NSS / SCK / MOSI / MISO | SPI bus interface | 4-wire SPI slave interface; NSS enables low-power entry; SCK max 2.5 Mbps with synchronous clock |
| INT | Interrupt output | Push-pull active-low interrupt signal for RTC alarm, port match, or LCD blink events |
| RST | Reset input | Asynchronous active-low reset with internal weak pullup; 15 µs minimum pulse width required |
| CAP | Charge pump output | Drives 10 µF decoupling capacitor to generate LCD bias voltage; no external components needed |
| P0.0–P4.3 | GPIO/LCD segment/COM drivers | Multi-function pins: P0–P3 serve as LCD segment outputs; P2/P4 serve as COM outputs in 48-pin config |
Key Features
| Feature | Design Value |
|---|---|
| Integrated LCD bias generation | On-chip charge pump eliminates need for external resistive divider or DC-DC converter for LCD contrast control |
| Port Match wake-up | Configurable GPIO change-detection interrupt allows host MCU to remain in deep sleep until specific I/O event occurs |
| Self-oscillate RTC mode | Enables crystal-less RTC operation using internal AGC-controlled oscillator (14 kHz typ), reducing BOM cost and board area |
| 5 V tolerant I/O | All GPIO and interface pins withstand 5 V logic levels - simplifies level-shifting in mixed-voltage systems |
| Dual 16-bit timers | Independent general-purpose timers usable for PWM generation, interval timing, or event capture in host-coordinated applications |
Applications
| Handheld Equipment | Utility Meters |
|---|---|
Use Scenario: Portable diagnostic tool with segmented LCD display, push-button interface, and battery runtime optimization. IC Role / Device Role / Timing Role: CP2400-GMR drives 128-segment LCD, expands MCU GPIO for keypad scanning, and maintains accurate time/date via SmaRTClock. Use Value: Reduces component count by integrating LCD driver, RTC, and GPIO expander; ULP LCD mode extends battery life beyond 5 years on coin cell. | Use Scenario: Smart electricity meter with LCD display, tamper detection inputs, and real-time energy logging. IC Role / Device Role / Timing Role: CP2400-GMR provides LCD segment control, monitors external sensors via GPIO inputs, and timestamps consumption data using 32.768 kHz crystal. Use Value: 5 V-tolerant I/O interfaces directly with legacy metering peripherals; shutdown current <0.05 µA ensures compliance with IEC 62053-21 low-power requirements. |
| Thermostat Display | Home Security Systems |
Use Scenario: Wireless thermostat with 4-digit LCD, temperature sensor interface, and scheduled HVAC control. IC Role / Device Role / Timing Role: CP2400-GMR manages LCD refresh, reads ambient sensor status via GPIO, and triggers daily schedule alarms using 36-hour programmable counter. Use Value: Integrated 256-byte RAM stores calibration offsets and schedule tables locally; eliminates need for external EEPROM in cost-sensitive designs. | Use Scenario: Panel-mounted security keypad with backlit LCD, door/window contact monitoring, and system arming timer. IC Role / Device Role / Timing Role: CP2400-GMR drives LCD segments, scans zone inputs via GPIO, and provides precise 24-hour countdown for entry delay using SmaRTClock alarm. Use Value: Port match wake-up reduces host MCU wake cycles; ultra-low shutdown current preserves backup battery during AC power loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LCD driver + RTC + GPIO expansion applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CP2400-GQ | Same SPI interface, identical electrical specs, but in 48-pin TQFP (9×9 mm) package instead of QFN | TQFP offers easier prototyping and rework; QFN provides better thermal performance and smaller footprint | Select CP2400-GQ for hand-soldered prototypes or legacy TQFP-compatible layouts; CP2400-GMR for volume production with automated assembly and space constraints |
| CP2402-GM | SPI interface variant with COM pins relocated to Port 2 (P2.0–P2.3), reducing available GPIO by 4 pins vs. CP2400-GMR | Optimized for simpler 32-pin LCD configurations (64 segments); not suitable for full 128-segment designs requiring P4.x COM pins | Choose CP2402-GM only when display mux count ≤ 2 and PCB layout prioritizes pin count reduction over GPIO flexibility |
Compared with CP2400-GQ, CP2400-GMR offers superior thermal dissipation and 30% smaller PCB area; versus CP2402-GM, it retains full 36 GPIO and P4.x COM routing essential for 4-mux 128-segment displays - making it the only variant supporting maximum LCD complexity in QFN form factor.
Availability
CP2400-GMR is available at Aetrix Electronics and suitable for handheld equipment, utility meters, and thermostat display applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for CP2400-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Silicon Laboratories is a fabless semiconductor company specializing in mixed-signal ICs for timing, wireless, MCU, and sensor applications.
The CP2400 family was designed to integrate LCD driving, real-time clock, GPIO expansion, and memory into a single low-power peripheral IC for cost-sensitive, battery-operated display systems.
FAQ
What interface protocol does the CP2400-GMR support?
The CP2400-GMR supports only the 4-wire SPI interface (MOSI, MISO, SCK, NSS) and does not implement SMBus or I²C. It operates at up to 2.5 Mbps with synchronous external clocking or 1 Mbps using its internal 20 MHz oscillator. This distinguishes it from CP2401/CP2403 variants, which use SMBus/I²C.
Does CP2400-GMR require an external crystal for RTC operation?
No - CP2400-GMR supports three RTC clock sources: external 32.768 kHz crystal (XTAL1/XTAL2), external 32 kHz CMOS clock input (via XTAL1), or self-oscillate mode using internal AGC-controlled oscillator (14 kHz typical). Crystal is optional and used only when highest RTC accuracy is required.
How many GPIO pins can be configured on CP2400-GMR?
CP2400-GMR provides up to 36 GPIO pins (P0.0–P3.7 plus P4.0–P4.3) in its 48-pin QFN package. Each pin supports push-pull or open-drain output with two drive strength levels, or digital input with optional internal pullups - enabling flexible peripheral interfacing without external buffers.
What LCD multiplexing configurations does CP2400-GMR support?
CP2400-GMR supports static, 2-mux, 3-mux, and 4-mux LCD configurations. In 4-mux mode with 32 COM lines (P2.0–P2.3 and P4.0–P4.3), it drives up to 128 segments (32 × 4), making it suitable for multi-digit alphanumeric displays common in utility meters and thermostats.
Is CP2400-GMR pin-compatible with other CP2400 family members?
CP2400-GMR shares identical pinout and functionality with CP2400-GM (same QFN-48 package and SPI interface), differing only in tape-and-reel packaging and moisture sensitivity level. It is not pin-compatible with CP2401/CP2403 (SMBus/I²C) or CP2402 (relocated COM pins), as those variants have different pin assignments for interface and COM signals.
CP2400-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Silicon Labs
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Display Type:
- LCD
- Configuration:
- 128 Segment
- Interface:
- SPI
- Digits or Characters:
- -
- Current - Supply:
- 620 µA
- Voltage - Supply:
- 1.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-QFN (7x7)
CP2400-GMR FAQ
1.How can I place an order for CP2400-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for CP2400-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CP2400-GMR reliable?
The price and inventory of CP2400-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CP2400-GMR is usually 5 days.
3.What payment methods are accepted for CP2400-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CP2400-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CP2400-GMR?
CP2400-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CP2400-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CP2400-GMR?
For technical support, including CP2400-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CP2400-GMR requirements.
6.How does Aetrix verify that CP2400-GMR is sourced from the original manufacturer or authorized distributors?
All CP2400-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CP2400-GMR meets industry standards.
7.What is the process for return or replacement of CP2400-GMR?
All CP2400-GMR units undergo pre-shipment inspection (PSI). If there is an issue with CP2400-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CP2400-GMR part is unused and in its original packaging.
Return procedure for CP2400-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CP2400-GMR Tags

-
PCA8561AHN/AY
NXP Semiconductors

-
SN74LS47N
Texas Instruments

-
PCF85176T/1Y
NXP Semiconductors

-
PCF85176H/1,518
NXP Semiconductors

-
BU9796AMUV-E2
Rohm Semiconductor

-
PCA85176H/Q900/1,5
NXP Semiconductors

-
PCF8537AH/1,518
NXP Semiconductors

-
LM3914VX/NOPB
Texas Instruments

-
PCF85134HL/1,118
NXP Semiconductors

-
AS1115-BSST
ams-OSRAM USA INC.

-
PCA8534AH/Q900/1,5
NXP Semiconductors

-
LM3914V/NOPB
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

