Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Analog Switches, Multiplexers, Demultiplexers

Vishay Siliconix DG202BDQ-T1-E3

Name: DG202BDQ-T1-E3
Brand: Vishay Siliconix
SKU: DG202BDQ-T1-E3
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: DG202BDQ-T1-E3

Manufacturer:: Vishay Siliconix

Category:: Analog Switches, Multiplexers, Demultiplexers

Package:: 16-TSSOP (0.173", 4.40mm Width)

Datasheet:: DG202BDQ-T1-E3.pdf

Description:: IC SW SPST-NOX4 85OHM 16TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:20,595

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

DG202BDQ-T1-E3 from Vishay Siliconix is a quad single-pole single-throw (SPST) normally open analog switch IC designed for precision signal routing in ±15 V dual-supply or +12 V single-supply systems. It delivers 45 Ω on-resistance, 120 ns turn-on time, 1 pC charge injection, ±22 V analog signal range, and 20 pA off-leakage - enabling high-fidelity switching in sample-and-hold circuits and programmable filter designs.

For engineers reviewing the DG202BDQ-T1-E3 datasheet, DG202BDQ-T1-E3 pinout, DG202BDQ-T1-E3 application, or DG202BDQ-T1-E3 equivalent, key selection criteria include verified bi-directional analog conduction, guaranteed 30 mA continuous channel current, TSSOP-16 package compatibility with space-constrained PCB layouts, and RoHS-compliant Pb-free terminations per Vishay Document 70037 Rev. J.

Technical Context

The DG202BDQ-T1-E3 implements four independent SPST switches using Vishay's proprietary silicon-gate CMOS process, achieving lower R_DS(on) and leakage versus legacy DG202 variants. Its logic interface accepts TTL/CMOS-compatible inputs (V_INH ≥ 2.4 V, V_INL ≤ 0.8 V) and supports true bi-directional signal flow with supply-rail blocking in the off state.

Charge injection compensation minimizes transients during switching, critical for sample-and-hold accuracy. An epitaxial layer prevents latch-up, and absolute maximum ratings include ±44 V V+ to V− differential voltage and 30 mA per terminal continuous current - validated across −40 °C to +85 °C operating range.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Range	±4.5 V to ±22 V dual or +4.5 V to +25 V single - enables wide dynamic range signal handling without level-shifting.
R_DS(on)	45 Ω typical at ±15 V - ensures minimal signal attenuation and gain error in precision amplifier paths.
t_ON/t_OFF	120 ns / 65 ns typical - supports >3 MHz switching in automated test equipment and data acquisition systems.
Charge Injection	1 pC typical - limits aperture error to <5 mV in 1 µs hold-time sample-and-hold applications.
I_D(off)	±20 pA max at ±14 V - preserves DC accuracy in high-impedance sensor front-ends and integrator circuits.
Off Isolation	90 dB at 100 kHz - suppresses crosstalk between adjacent channels in multi-channel instrumentation.
Package	TSSOP-16 (JEDEC MS-012) - 5.0 mm × 6.4 mm footprint with 0.65 mm pitch for high-density mixed-signal PCBs.

Pinout & Package

TSSOP-16 package per Vishay Document 74417: 5.00 mm × 6.40 mm body, 0.65 mm lead pitch, 1.10 mm height, RoHS-compliant matte tin terminations.

Pin/Terminal	Circuit Role	Design Meaning
1, 5, 9, 13	Digital Input (IN1–IN4)	Active-high control lines; logic "1" (≥2.4 V) closes switch for DG202B configuration.
2, 6, 10, 14	Source (S1–S4)	Bi-directional analog input/output terminals; connect to signal sources or loads.
3, 7, 11, 15	Drain (D1–D4)	Bi-directional analog input/output terminals; paired with Sx for SPST path conduction.
4	V−	Negative supply rail; must be connected for dual-supply operation or grounded for single-supply use.
8	GND	Analog/digital reference ground; decoupling capacitor required near pin for noise suppression.
12	V+	Positive supply rail; supports up to +25 V in single-supply mode or ±22 V differential.
16	NC	No-connect terminal; left unconnected per datasheet - no internal connection or function.

Key Features

Feature	Design Value
True bi-directional analog conduction	Enables signal routing from source-to-drain or drain-to-source without polarity constraints in AC-coupled paths.
Improved charge injection compensation	1 pC typical injection reduces hold-mode voltage error to <5 mV in 1 µs aperture time sample-and-hold circuits.
Epitaxial latch-up protection	Guarantees immunity to destructive latch-up under transient overvoltage conditions per JEDEC JESD78.
Extended temperature operation	Rated for −40 °C to +85 °C ambient - validated for industrial instrumentation and telecom base station environments.
Pb-free RoHS compliance	TSSOP-16 package uses matte tin terminations meeting Directive 2002/95/EC exemptions for high-reliability applications.

Applications

Sample-and-Hold Circuits	Programmable Filter Networks
Use Scenario: Capturing precise analog sensor outputs for ADC conversion in portable instrumentation. IC Role / Device Role / Timing Role: DG202BDQ-T1-E3 acts as the acquisition switch, closing on logic low to connect input to hold capacitor with minimal charge injection. Use Value: 1 pC charge injection and 45 Ω R_DS(on) limit aperture error to <5 mV and droop rate to 5 mV/s per Figure 6.	Use Scenario: Digitally selecting cutoff frequencies in active low-pass filters for signal conditioning in test equipment. IC Role / Device Role / Timing Role: DG202BDQ-T1-E3 routes capacitor banks to op-amp feedback paths under TTL control, enabling discrete f_C selection. Use Value: 90 dB off-isolation prevents capacitor cross-coupling, while 120 ns t_ON allows reconfiguration within 1 µs settling windows.
Precision Amplifier Gain Switching	Multi-Channel Data Acquisition
Use Scenario: Configuring programmable gain stages in medical-grade amplifiers requiring gain factors of 1×, 10×, 100×, or 1000×. IC Role / Device Role / Timing Role: DG202BDQ-T1-E3 selects feedback resistors in LM101A-based amplifier topologies via logic-controlled SPST paths. Use Value: 20 pA I_D(off) prevents bias current errors in high-Z gain networks, preserving DC accuracy across all gain settings.	Use Scenario: Multiplexing sensor signals from thermocouples, strain gauges, and RTDs into shared ADC front-ends in industrial PLCs. IC Role / Device Role / Timing Role: DG202BDQ-T1-E3 provides four independent analog channels with rail-to-rail signal handling up to ±22 V. Use Value: ±22 V analog range accommodates unconditioned sensor outputs, while 30 mA channel rating supports drive capability for anti-aliasing filters.

Sample-and-Hold Circuits

Programmable Filter Networks

Use Scenario: Capturing precise analog sensor outputs for ADC conversion in portable instrumentation.

IC Role / Device Role / Timing Role: DG202BDQ-T1-E3 acts as the acquisition switch, closing on logic low to connect input to hold capacitor with minimal charge injection.

Use Value: 1 pC charge injection and 45 Ω R_DS(on) limit aperture error to <5 mV and droop rate to 5 mV/s per Figure 6.

Use Scenario: Digitally selecting cutoff frequencies in active low-pass filters for signal conditioning in test equipment.

IC Role / Device Role / Timing Role: DG202BDQ-T1-E3 routes capacitor banks to op-amp feedback paths under TTL control, enabling discrete f_C selection.

Use Value: 90 dB off-isolation prevents capacitor cross-coupling, while 120 ns t_ON allows reconfiguration within 1 µs settling windows.

Precision Amplifier Gain Switching

Multi-Channel Data Acquisition

Use Scenario: Configuring programmable gain stages in medical-grade amplifiers requiring gain factors of 1×, 10×, 100×, or 1000×.

IC Role / Device Role / Timing Role: DG202BDQ-T1-E3 selects feedback resistors in LM101A-based amplifier topologies via logic-controlled SPST paths.

Use Value: 20 pA I_D(off) prevents bias current errors in high-Z gain networks, preserving DC accuracy across all gain settings.

Use Scenario: Multiplexing sensor signals from thermocouples, strain gauges, and RTDs into shared ADC front-ends in industrial PLCs.

IC Role / Device Role / Timing Role: DG202BDQ-T1-E3 provides four independent analog channels with rail-to-rail signal handling up to ±22 V.

Use Value: ±22 V analog range accommodates unconditioned sensor outputs, while 30 mA channel rating supports drive capability for anti-aliasing filters.

Equivalent & Alternatives

The following parts are listed as comparable options for similar analog switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX4617ESE+	Single-supply only (+2.7 V to +12 V); 60 Ω R_DS(on); 25 pA I_D(off); SOIC-16 package.	Limited to low-voltage systems; unsuitable for ±15 V instrumentation requiring rail-to-rail analog swing.	Select when operating exclusively from +3.3 V or +5 V supplies and board space permits SOIC-16.
ADG1419BRUZ	±15 V supply; 1.3 Ω R_DS(on); 125 ns t_ON; TSSOP-16; higher cost and power consumption.	Superior on-resistance for current-sensing paths but requires tighter layout due to 1.3 Ω thermal drift sensitivity.	Choose for sub-Ω conduction needs in high-precision current measurement, accepting higher BOM cost and thermal management effort.

Compared with MAX4617ESE+ and ADG1419BRUZ, DG202BDQ-T1-E3 uniquely balances ±22 V analog range, 45 Ω R_DS(on), and 1 pC charge injection in a cost-optimized TSSOP-16 package - making it optimal for industrial sample-and-hold and programmable filter designs where wide supply tolerance and low transient error are mandatory.

Availability

DG202BDQ-T1-E3 is available at Aetrix Electronics and suitable for industrial instrumentation, automated test equipment, and communications systems requiring stable component supply with full traceability and lifecycle continuity.

Supply support for DG202BDQ-T1-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Vishay Siliconix, a division of Vishay Intertechnology, designs high-performance analog and discrete semiconductors with emphasis on reliability, precision, and ruggedness for industrial and automotive markets.

The DG202B series belongs to Vishay's improved quad analog switch product line, engineered specifically for high-accuracy signal routing in test equipment, instrumentation, and process control systems where low leakage, low distortion, and wide supply range are critical.

FAQ

What is the maximum analog signal voltage supported by DG202BDQ-T1-E3?

DG202BDQ-T1-E3 supports analog signals from V− − 2 V to V+ + 2 V, with absolute maximum V+ to V− differential voltage rated at ±44 V. Under standard ±15 V dual-supply operation, the guaranteed analog range is ±15 V, and under +12 V single-supply, it is 0 V to +12 V - confirmed in the "Analog Signal Range" specification table of Vishay Document 70037 Rev. J.

Is DG202BDQ-T1-E3 pin-compatible with the older DG202AK or DG202DJ packages?

DG202BDQ-T1-E3 uses the TSSOP-16 package (Document 74417), while DG202AK is CerDIP-16 and DG202DJ is plastic DIP-16. Pin numbering and functions match across all variants per the functional block diagram, but physical dimensions, thermal characteristics, and PCB footprints differ - requiring layout revision for migration from DIP or CerDIP to TSSOP.

Does DG202BDQ-T1-E3 require external pull-up or pull-down resistors on its digital inputs?

No. DG202BDQ-T1-E3 digital inputs are TTL/CMOS compatible with guaranteed switching thresholds of V_INH ≥ 2.4 V and V_INL ≤ 0.8 V, and input current remains within ±1 µA across temperature. External biasing is unnecessary unless interfacing with open-drain logic or long traces requiring noise immunity - per Section "Digital Control" in Document 70037.

Can DG202BDQ-T1-E3 operate reliably at 125 °C ambient temperature?

No. DG202BDQ-T1-E3 carries the "D" temperature suffix, specifying operation from −40 °C to +85 °C ambient. The "A" suffix (e.g., DG202BAK) is required for −55 °C to +125 °C operation. Thermal derating applies above 75 °C per Note c in the Absolute Maximum Ratings table - confirming 85 °C as the upper operational limit for DG202BDQ-T1-E3.

How does the charge injection specification of DG202BDQ-T1-E3 impact sample-and-hold circuit accuracy?

DG202BDQ-T1-E3's 1 pC typical charge injection directly determines hold-mode voltage error: ΔV = Q / C_HOLD. With a 1000 pF hold capacitor (per Figure 5 test circuit), this yields ≤1 mV step error - well within the 5 mV total offset specified in the sample-and-hold application example (Figure 6), ensuring sub-12-bit accuracy in 1 µs aperture time systems.

DG202BDQ-T1-E3 Specifications

Product attributes: Attribute value

Manufacturer:: Vishay Siliconix

Series:: -

Packaging:: Tape & Reel (TR)

Product Status:: Active

Switch Circuit:: SPST - NO

Multiplexer/Demultiplexer Circuit:: 1:1

Number of Circuits:: 4

On-State Resistance (Max):: 85Ohm

Channel-to-Channel Matching (ΔRon):: 2Ohm

Voltage - Supply, Single (V+):: 4.5V ~ 25V

Voltage - Supply, Dual (V±):: ±4.5V ~ 22V

Switch Time (Ton, Toff) (Max):: 300ns, 200ns

-3db Bandwidth:: -

Charge Injection:: 1pC

Channel Capacitance (CS(off), CD(off)):: 5pF, 5pF

Current - Leakage (IS(off)) (Max):: 500pA

Crosstalk:: -95dB @ 100kHz

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-TSSOP

DG202BDQ-T1-E3 FAQ

1.How can I place an order for DG202BDQ-T1-E3 through Aetrix?

Please submit a Request for Quotation (RFQ) for DG202BDQ-T1-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for DG202BDQ-T1-E3 reliable?

The price and inventory of DG202BDQ-T1-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG202BDQ-T1-E3 is usually 5 days.

3.What payment methods are accepted for DG202BDQ-T1-E3?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG202BDQ-T1-E3 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for DG202BDQ-T1-E3?

DG202BDQ-T1-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your DG202BDQ-T1-E3 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for DG202BDQ-T1-E3?

For technical support, including DG202BDQ-T1-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG202BDQ-T1-E3 requirements.

6.How does Aetrix verify that DG202BDQ-T1-E3 is sourced from the original manufacturer or authorized distributors?

All DG202BDQ-T1-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG202BDQ-T1-E3 meets industry standards.

7.What is the process for return or replacement of DG202BDQ-T1-E3?

All DG202BDQ-T1-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG202BDQ-T1-E3, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The DG202BDQ-T1-E3 part is unused and in its original packaging.

Return procedure for DG202BDQ-T1-E3:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-11 Comparator Circuit: Voltage Thresholds, Op-Amp Differences, LM393 and Practical Design

Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …