My Inquiry
My Account
Vishay Siliconix DG2038DQ-T1-E3
- Part No.:
- DG2038DQ-T1-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
DG2038DQ-T1-E3.pdf
- Description:
- IC SWITCH SPST-NO X 2 5OHM 8MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,038
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG2038DQ-T1-E3 from Vishay Siliconix is a dual SPST analog switch with complementary logic control (active-low), 3.0 Ω typical on-resistance at 2.7 V, 12 ns switching time, and 10 pC charge injection - designed for signal routing in low-voltage portable instrumentation and battery-powered communication systems.
For engineers reviewing the DG2038DQ-T1-E3 datasheet, DG2038DQ-T1-E3 pinout, DG2038DQ-T1-E3 application, or DG2038DQ-T1-E3 equivalent, this page delivers verified package mapping (MSOP-8), truth-table–confirmed active-low switching behavior, rON vs. VCOM performance curves, and direct alternatives with documented functional divergence.
Technical Context
The DG2038DQ-T1-E3 implements two independent single-pole/single-throw switches with NC (normally closed) topology and inverted digital control: logic low enables conduction, logic high disables. It operates across 1.8 V to 5.5 V supply, supports rail-to-rail analog signals (0 V to V+), and uses an epitaxial process to prevent latchup.
Each channel exhibits matched rON (0.3 Ω max mismatch at 2.7 V), flat rON over VCOM (0.5 Ω max variation), and ultra-low off-leakage (±10 nA at −40 °C to +85 °C), enabling precision sample-and-hold and multiplexing in noise-sensitive signal chains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.8 V to 5.5 V - supports Li-ion, coin-cell, and 3.3 V/5 V system rails without level shifting |
| On-Resistance (rON) | 3.0 Ω typ @ 2.7 V - minimizes signal attenuation and gain error in precision analog paths |
| Switching Time (tON/tOFF) | 12 ns typ @ V+ = 3.3 V - enables >30 MHz multiplexed sampling without timing skew |
| Charge Injection (QINJ) | 10 pC max - reduces droop and settling error in sample-and-hold circuits |
| Off-Leakage Current | ±10 nA max @ 85 °C - preserves accuracy in high-impedance sensor front-ends |
| Logic Compatibility | TTL/CMOS - interfaces directly with FPGA I/O, microcontroller GPIO, and ASIC control lines |
Pinout & Package
Package: MSOP-8 (3.0 mm × 3.0 mm × 1.0 mm), RoHS-compliant, tape-and-reel (T1-E3).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (NC1) | Normally Closed Terminal 1 | Conducts to COM1 when IN1 = low; open-circuit when IN1 = high |
| 2 (V+) | Positive Supply | Bias rail for analog and digital sections; must be decoupled near pin |
| 3 (COM1) | Common Terminal 1 | Analog signal path shared between NC1 and IN1; bidirectional conduction |
| 4 (IN1) | Digital Control Input 1 | Active-low enable for Channel 1; TTL/CMOS compatible threshold |
| 5 (IN2) | Digital Control Input 2 | Active-low enable for Channel 2; independent of IN1 |
| 6 (COM2) | Common Terminal 2 | Analog signal path shared between NC2 and IN2; isolated from COM1 |
| 7 (NC2) | Normally Closed Terminal 2 | Conducts to COM2 when IN2 = low; open-circuit when IN2 = high |
| 8 (GND) | Ground Reference | Analog and digital return; requires low-impedance connection to system ground plane |
Key Features
| Feature | Design Value |
|---|---|
| Complementary Logic Architecture | Active-low control eliminates need for external inverters in reset-synchronized routing |
| Latchup-Immune Epitaxial Process | Prevents destructive latchup under transient overvoltage or ESD events per AEC-Q100 Class 2 |
| rON Flatness ≤ 0.5 Ω | Maintains consistent gain and linearity across full analog input range (0 V to V+) |
| Channel-to-Channel rON Match ≤ 0.3 Ω | Enables accurate differential signal switching without calibration |
| Low Power Supply Current (≤1 µA) | Reduces quiescent power in always-on monitoring circuits and sleep-mode subsystems |
Applications
| Portable Test Equipment | Cellular Phone Front-End |
|---|---|
Use Scenario: Signal path selection in handheld DMMs and oscilloscope probes for auto-ranging and input protection. IC Role / Device Role / Timing Role: Dual-channel analog switch routing AC/DC coupling, attenuation, and reference paths under microcontroller control. Use Value: 3.0 Ω rON and <10 pC QINJ preserve measurement accuracy and reduce post-acquisition settling time. | Use Scenario: Antenna diversity switching and RF front-end calibration path selection in 4G/LTE handsets. IC Role / Device Role / Timing Role: Low-leakage, rail-to-rail SPST switch isolating LNA inputs and PA outputs during calibration sequences. Use Value: ±10 nA off-leakage at 85 °C prevents DC offset drift in sensitive RF receiver chains. |
| Battery-Powered Data Loggers | Medical Sensor Interfaces |
Use Scenario: Multiplexing thermistor, RTD, and pH electrode signals into a single ADC channel in field-deployable loggers. IC Role / Device Role / Timing Role: Dual SPST switch enabling sequential sensor excitation and signal acquisition with minimal cross-talk. Use Value: −67 dB crosstalk and 12 ns switching support multi-sensor sampling at ≥10 kSPS without inter-channel interference. | Use Scenario: Isolating ECG electrode inputs during lead-off detection and bias current compensation cycles. IC Role / Device Role / Timing Role: Normally-closed switch disconnecting patient-connected nodes during safety checks and calibration. Use Value: Active-low logic aligns with fail-safe MCU reset states, ensuring safe default (closed) path during power-up or fault conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual SPST analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4617EUA+ | Pin-compatible MSOP-8; 3.5 Ω rON @ 3 V; active-high logic (IN1/IN2 high = on) | Requires inverted control signals; higher rON increases gain error in precision bridges | Select when existing firmware drives active-high logic and rON tolerance >0.5 Ω |
| ADG708BRUZ | 8-channel mux (not dual SPST); 3.0 Ω rON; same 1.8–5.5 V range but no NC topology | Lacks normally-closed functionality; unsuitable for fail-safe default-closed paths | Select only for multi-input routing where NC behavior is unnecessary |
Compared with MAX4617EUA+ and ADG708BRUZ, the DG2038DQ-T1-E3 uniquely provides NC topology with active-low control, enabling hardware-level fail-safe operation without software intervention - critical for medical and industrial safety-critical signal paths.
Availability
DG2038DQ-T1-E3 is available at Aetrix Electronics and suitable for portable test equipment, cellular phone front-end modules, and battery-powered data loggers requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for DG2038DQ-T1-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global leader in discrete semiconductors and passive components, specializing in high-reliability MOSFETs, diodes, optoelectronics, and analog switches for industrial, automotive, and computing markets.
The DG2037/2038/2039 family was engineered for ultra-low-power, high-accuracy analog signal routing in space-constrained portable electronics - emphasizing rail-to-rail operation, sub-10 pC charge injection, and latchup immunity in sub-2 mm packages.
FAQ
What is the logic polarity of DG2038DQ-T1-E3 control inputs?
The DG2038DQ-T1-E3 features active-low logic: applying a logic low (≤0.4 V at V+ = 3 V) to IN1 or IN2 closes the corresponding NC–COM switch, while a logic high (≥1.5 V) opens it. This is confirmed by the truth table in Vishay document 72359, Rev. B, which explicitly defines "0 = On" for DG2038. The DG2038DQ-T1-E3 maintains this behavior in its MSOP-8 package.
Does DG2038DQ-T1-E3 support rail-to-rail analog signal switching?
Yes, DG2038DQ-T1-E3 supports rail-to-rail analog signals from 0 V to V+, as specified in the "Analog Signal Range" parameter (VNO, VNC, VCOM = 0 to V+) across −40 °C to +85 °C. This allows full-scale signal passage without clipping when V+ = 3.3 V or 5.0 V, making DG2038DQ-T1-E3 suitable for unipolar sensor interfaces and audio routing.
What is the maximum allowable analog voltage on NC or COM pins relative to V+?
Per Absolute Maximum Ratings in Vishay document 72359, analog voltages on NC, COM, or NO pins must not exceed V+ + 0.3 V. Voltages above this threshold forward-bias internal clamping diodes, requiring external current limiting to stay within ±50 mA continuous rating. This limit applies identically to DG2038DQ-T1-E3 in MSOP-8 packaging.
How does DG2038DQ-T1-E3 achieve latchup immunity?
DG2038DQ-T1-E3 uses Vishay Siliconix's proprietary high-density low-voltage CMOS process with an epitaxial layer that suppresses parasitic SCR formation. This structure is validated per JEDEC JESD78 and prevents latchup under worst-case transient conditions - a key reliability feature confirmed for all DG2037/2038/2039 variants including DG2038DQ-T1-E3.
Is DG2038DQ-T1-E3 pin-compatible with DG2037DQ or DG2039DQ?
No - DG2038DQ-T1-E3 is not pin-compatible with DG2037DQ or DG2039DQ despite identical MSOP-8 packaging. DG2037DQ uses NO (normally open) topology, DG2038DQ-T1-E3 uses NC (normally closed), and DG2039DQ combines one NO and one NC channel. Pin functions differ: e.g., Pin 1 is NO1 in DG2037DQ but NC1 in DG2038DQ-T1-E3. Substitution requires PCB layout revision.
DG2038DQ-T1-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NO
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 5Ohm
- Channel-to-Channel Matching (ΔRon):
- 200mOhm (Max)
- Voltage - Supply, Single (V+):
- 1.8V ~ 5.5V
- Voltage - Supply, Dual (V±):
- -
- Switch Time (Ton, Toff) (Max):
- 30ns, 22ns
- -3db Bandwidth:
- -
- Charge Injection:
- 1pC
- Channel Capacitance (CS(off), CD(off)):
- 15pF, 17pF
- Current - Leakage (IS(off)) (Max):
- 1nA
- Crosstalk:
- -67dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
DG2038DQ-T1-E3 FAQ
1.How can I place an order for DG2038DQ-T1-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG2038DQ-T1-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG2038DQ-T1-E3 reliable?
The price and inventory of DG2038DQ-T1-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG2038DQ-T1-E3 is usually 5 days.
3.What payment methods are accepted for DG2038DQ-T1-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG2038DQ-T1-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG2038DQ-T1-E3?
DG2038DQ-T1-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG2038DQ-T1-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG2038DQ-T1-E3?
For technical support, including DG2038DQ-T1-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG2038DQ-T1-E3 requirements.
6.How does Aetrix verify that DG2038DQ-T1-E3 is sourced from the original manufacturer or authorized distributors?
All DG2038DQ-T1-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG2038DQ-T1-E3 meets industry standards.
7.What is the process for return or replacement of DG2038DQ-T1-E3?
All DG2038DQ-T1-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG2038DQ-T1-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG2038DQ-T1-E3 part is unused and in its original packaging.
Return procedure for DG2038DQ-T1-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG2038DQ-T1-E3 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
