My Inquiry
My Account
Vishay Siliconix DG212BDQ-E3
- Part No.:
- DG212BDQ-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
DG212BDQ-E3.pdf
- Description:
- IC SW SPST-NOX4 85OHM 16TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,427
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG212BDQ-E3 from Vishay Siliconix is a quad single-pole single-throw (SPST) analog switch with normally open configuration, designed for precision signal routing in ±15 V dual-supply or +12 V single-supply systems. It delivers 50 Ω typical on-resistance, 1 pC charge injection, 120 ns turn-on time, and ±22 V absolute maximum analog signal range - enabling high-fidelity switching in sample-and-hold circuits and programmable gain amplifiers.
For engineers reviewing the DG212BDQ-E3 datasheet, DG212BDQ-E3 pinout, DG212BDQ-E3 application, or DG212BDQ-E3 equivalent, key selection criteria include guaranteed 30 mA continuous current per channel, true bi-directional conduction, latch-up immunity via epitaxial layer, and TSSOP-16 packaging optimized for space-constrained industrial instrumentation and test equipment layouts.
Technical Context
The DG212BDQ-E3 implements four independent CMOS transmission gates fabricated in Vishay's silicon gate process, each featuring matched rDS(on) ≤ 100 Ω over full temperature range and low leakage (±5 nA off-state). Its logic interface accepts TTL/CMOS levels (VINH ≥ 2.4 V, VINL ≤ 0.8 V) referenced to VL pin, supporting mixed-voltage system integration.
Charge injection compensation minimizes transient errors during switching, critical for precision acquisition paths. The device blocks signals up to supply rails in the off state and supports analog voltages from (V−) −2 V to (V+) +2 V, with internal clamping diodes limiting forward current to rated maxima.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Signal Range | ±15 V (dual supply) or 0–12 V (single supply): supports full-rail signal handling without clipping in precision measurement front-ends. |
| rDS(on) | 45–100 Ω (typ–max at ±15 V): ensures minimal signal attenuation and gain error in low-impedance sensor interfaces. |
| Charge Injection | 1 pC (typ): limits voltage step error in sample-and-hold capacitors ≤ 1000 pF to <1 mV at 1 V step. |
| tON/tOFF | 120 ns / 100 ns (typ): enables sub-microsecond multiplexing for multi-channel data acquisition at >500 kSPS. |
| Off-Leakage (IS(off)/ID(off)) | ±0.01 nA (max at 25 °C): preserves DC accuracy in high-impedance integrators and electrometer-grade circuits. |
| Supply Voltage Range | ±4.5 V to ±22 V (dual), +4.5 V to +25 V (single): accommodates legacy ±15 V and modern low-voltage industrial rails. |
| Logic Supply (VL) | 5 V (required): decouples digital control from analog supplies, reducing noise coupling into sensitive analog paths. |
Pinout & Package
TSSOP-16 package (JEDEC MS-012 compatible), 5.00 mm × 6.40 mm footprint, 0.65 mm pitch, 1.20 mm max height - optimized for automated assembly and thermal performance in dense PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 5, 9, 13 | D1–D4 (Drain) | Analog output terminals; bidirectional signal path when switch is ON; rail-to-rail blocking when OFF. |
| 2, 6, 10, 14 | S1–S4 (Source) | Analog input terminals; electrically identical to drains; interchangeable in layout routing. |
| 3, 7, 11, 15 | IN1–IN4 (Control) | Active-high digital inputs; drive internal gate drivers; require 2.4 V min high-level for guaranteed ON state. |
| 4 | V+ | Positive analog supply; must be ≥ |V−| for symmetric operation; powers analog channel circuitry. |
| 8 | V− | Negative analog supply; sets lower analog rail; required for bipolar signal handling. |
| 12 | GND | Digital ground reference; separate from analog supplies to minimize noise coupling. |
| 16 | VL | Logic supply input; must be 5 V; isolates CMOS logic threshold from analog supply variations. |
Key Features
| Feature | Design Value |
|---|---|
| Normally open (NO) configuration | Guarantees signal isolation at power-up and logic low, eliminating unintended analog path closure in fault conditions. |
| Epitaxial latch-up protection | Enables robust operation in noisy industrial environments without risk of destructive parasitic SCR activation. |
| Bi-directional analog conduction | Permits flexible signal flow direction per channel - simplifies PCB routing and supports both source- and sink-driven topologies. |
| Low 5 pF off-capacitance (CS(off)/CD(off)) | Maintains >90 dB off-isolation up to 100 kHz, critical for crosstalk-sensitive multi-channel multiplexers. |
| Single-supply compatibility | Operates from +4.5 V to +25 V with VL = 5 V, enabling direct integration into 5 V microcontroller-based systems without level shifters. |
Applications
| Sample-and-Hold Circuits | Programmable Gain Amplifiers |
|---|---|
|
Use Scenario: Capturing fast transient waveforms in oscilloscope front-ends or data loggers with sub-microsecond aperture time. IC Role / Device Role / Timing Role: DG212BDQ-E3 acts as the hold switch, closing only during acquisition phase to charge sampling capacitor with minimal charge injection error. Use Value: 1 pC charge injection and 120 ns tON enable <1 mV settling error and 25 µs acquisition time, meeting IEEE 1057 Class A requirements. |
Use Scenario: Digitally selecting feedback resistor networks in precision instrumentation amplifiers for gain ranging (×1, ×10, ×100). IC Role / Device Role / Timing Role: DG212BDQ-E3 serves as low-leakage, low-RON relay replacing mechanical switches to configure gain-setting resistors without introducing offset drift. Use Value: ±0.01 nA off-leakage prevents gain error drift in high-Z feedback paths; 50 Ω rDS(on) adds <0.05% gain uncertainty at 10 kΩ nominal resistance. |
| Automated Test Equipment (ATE) | Industrial Sensor Multiplexing |
|
Use Scenario: Routing multiple DUT signals to shared ADC/DAC resources in semiconductor wafer probers and functional testers. IC Role / Device Role / Timing Role: DG212BDQ-E3 functions as a 4-channel analog MUX with rail-to-rail signal support, enabling ±10 V test stimulus and response capture. Use Value: ±22 V absolute max rating allows safe margin against ESD transients; 90 dB off-isolation prevents cross-talk between adjacent DUT channels at 100 kHz. |
Use Scenario: Scanning 4 thermocouple or RTD inputs into a single precision ADC in PLC analog input modules. IC Role / Device Role / Timing Role: DG212BDQ-E3 provides isolated, low-thermal-EMF switching between high-impedance sensor outputs and instrumentation amplifier inputs. Use Value: 30 mA continuous current rating supports excitation current delivery to 4-wire RTDs; TSSOP-16 footprint fits 25 mm × 25 mm per-channel spacing in modular I/O designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4618ESE+ | Higher rDS(on) (120 Ω typ), wider supply range (±20 V), but no VL pin - logic tied to V+. | Less suitable for mixed-voltage systems; requires level-shifting if controller runs at 3.3 V. | Select when ±20 V operation suffices and board space allows SOIC-16; avoid where 5 V logic isolation is mandatory. |
| ADG1412BRUZ | Lower rDS(on) (1.3 Ω typ), higher cost, requires external logic level translation for 5 V control. | Better for <100 mΩ RON needs (e.g., audio routing), but over-specified for industrial signal conditioning. | Choose only when sub-ohm on-resistance justifies premium cost and added design complexity. |
Compared with MAX4618ESE+ and ADG1412BRUZ, the DG212BDQ-E3 uniquely balances 50 Ω rDS(on), 1 pC charge injection, and dedicated 5 V VL pin - making it optimal for cost-sensitive, mixed-supply industrial instrumentation where precision and layout simplicity are co-prioritized.
Availability
DG212BDQ-E3 is available at Aetrix Electronics and suitable for industrial instrumentation, automated test equipment, and programmable gain amplifier designs requiring stable component supply across extended temperature ranges (−40 °C to +85 °C) and long production lifecycles.
Supply support for DG212BDQ-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global leader in discrete semiconductors and passive components, specializing in high-reliability analog solutions for industrial, automotive, and computing markets.
The DG212BDQ-E3 belongs to Vishay's improved DG21xB analog switch family, engineered specifically for precision signal routing in harsh-environment instrumentation where low leakage, rail-to-rail operation, and latch-up immunity are non-negotiable.
FAQ
What is the maximum analog signal voltage the DG212BDQ-E3 can switch?
The DG212BDQ-E3 supports analog signals from (V−) −2 V to (V+) +2 V. With ±15 V supplies, this yields a usable range of ±17 V; its absolute maximum rating is ±22 V across V+ and V−, ensuring robustness against transient overvoltage events in industrial settings. This specification is confirmed in the Absolute Maximum Ratings table of Vishay Document 70040.
Does the DG212BDQ-E3 require a separate logic supply voltage?
Yes - the DG212BDQ-E3 requires a dedicated 5 V logic supply connected to the VL pin (Pin 16). This separates digital control thresholds from analog supply rails, preventing noise coupling and ensuring consistent 2.4 V logic-high recognition regardless of V+ or V− fluctuations. The VL pin is not optional and must be actively driven at 5 V.
Is the DG212BDQ-E3 pin-compatible with the original DG212?
No - the DG212BDQ-E3 is not pin-compatible with the legacy DG212. It belongs to the improved "B" revision (DG212B), which retains the same TSSOP-16 pinout as DG212BDQ but differs electrically: lower rDS(on), reduced leakage, faster switching, and enhanced charge injection compensation. Always verify against the DG212B-specific pin diagram in Document 70040.
Can the DG212BDQ-E3 operate from a single +12 V supply?
Yes - the DG212BDQ-E3 supports single-supply operation from +4.5 V to +25 V. When using +12 V, V− must be connected to GND (Pin 8 → Pin 12), V+ to +12 V (Pin 4), and VL to +5 V (Pin 16). Analog signal range becomes 0–12 V, with rDS(on) rising to 90–200 Ω (typ–max), as specified in the Single Supply Characteristics table.
What is the thermal derating behavior of the DG212BDQ-E3 above 75 °C?
Above 75 °C, the DG212BDQ-E3's power dissipation must be linearly derated at 7.6 mW/°C for TSSOP-16 packages. At 100 °C ambient, maximum allowable power drops to 640 mW − (25 °C × 7.6 mW/°C) = 450 mW. This ensures junction temperature remains within safe limits under sustained load, as defined in Note d of the Absolute Maximum Ratings section.
DG212BDQ-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Switch Circuit:
- SPST - NO
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 85Ohm
- Channel-to-Channel Matching (ΔRon):
- 2Ohm
- Voltage - Supply, Single (V+):
- 4.5V ~ 25V
- Voltage - Supply, Dual (V±):
- ±4.5V ~ 22V
- Switch Time (Ton, Toff) (Max):
- 300ns, 200ns
- -3db Bandwidth:
- -
- Charge Injection:
- 1pC
- Channel Capacitance (CS(off), CD(off)):
- 5pF, 5pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -95dB @ 100kHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
DG212BDQ-E3 FAQ
1.How can I place an order for DG212BDQ-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG212BDQ-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG212BDQ-E3 reliable?
The price and inventory of DG212BDQ-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG212BDQ-E3 is usually 5 days.
3.What payment methods are accepted for DG212BDQ-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG212BDQ-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG212BDQ-E3?
DG212BDQ-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG212BDQ-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG212BDQ-E3?
For technical support, including DG212BDQ-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG212BDQ-E3 requirements.
6.How does Aetrix verify that DG212BDQ-E3 is sourced from the original manufacturer or authorized distributors?
All DG212BDQ-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG212BDQ-E3 meets industry standards.
7.What is the process for return or replacement of DG212BDQ-E3?
All DG212BDQ-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG212BDQ-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG212BDQ-E3 part is unused and in its original packaging.
Return procedure for DG212BDQ-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG212BDQ-E3 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
