Vishay Siliconix DG213DY-E3
- Part No.:
- DG213DY-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG213DY-E3.pdf
- Description:
- IC SW SPST-NO/NCX4 60OHM 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:490
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG213DY-E3 from Vishay Siliconix is a quad complementary CMOS analog switch with two normally closed (NC) and two normally open (NO) SPST switches, designed for bidirectional signal routing in ±22 V dual-supply or +40 V single-supply systems. It delivers 45 Ω typical on-resistance, 85 ns turn-on time, and 1 pC charge injection - enabling precision sample-and-hold, multiplexing, and instrumentation signal path control.
For engineers reviewing the DG213DY-E3 datasheet, DG213DY-E3 pinout, DG213DY-E3 application, or DG213DY-E3 equivalent, key selection criteria include verified bi-directional analog signal range (±22 V), guaranteed rDS(on) matching (≤2 Ω), off-isolation >90 dB at 100 kHz, and RoHS-compliant narrow SOIC-16 packaging suitable for high-density industrial PCB layouts.
Technical Context
The DG213DY-E3 implements four independent analog switches fabricated in Vishay's high-voltage silicon gate CMOS process, supporting true bidirectional conduction and supply-level blocking in the off-state. Its internal level-shifting circuitry accepts TTL/CMOS logic inputs (VINH ≥ 2.4 V, VINL ≤ 0.8 V) while operating from split supplies (±3 V to ±22 V) or single supplies (+3 V to +40 V).
Each switch features epitaxial latchup protection, 30 mA continuous current rating, and clamped input/output structures that limit analog signals exceeding V+ or V− via internal diodes. The break-before-make timing (15–25 ns) and low 5 pF off-capacitance per channel ensure minimal crosstalk (<−95 dB) and fast settling in multiplexed data acquisition systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Signal Range | ±22 V (supports full-rail analog signals across dual supply; enables direct interfacing with ±15 V op-amps and ADCs) |
| Drain-Source On-Resistance | 45 Ω typ. (low insertion loss; maintains signal integrity in 50 Ω–1 kΩ impedance paths) |
| Turn-On Time | 85 ns max. (enables sampling rates up to ~5 MHz in time-critical multiplexing applications) |
| Charge Injection | 1 pC max. (minimizes voltage glitch in sample-and-hold circuits; reduces need for trimming capacitors) |
| Off-Isolation | 90 dB at 100 kHz (prevents signal bleed between channels in multi-channel instrumentation front-ends) |
| Supply Voltage Range | ±3 V to ±22 V dual or +3 V to +40 V single (supports legacy ±15 V systems and modern low-voltage embedded designs) |
| Logic Compatibility | TTL/CMOS (direct interface with FPGA I/O banks, microcontroller GPIO, and ASIC control logic without level shifters) |
Pinout & Package
Package: 16-pin narrow SOIC (JEDEC MS-012, body width 3.9 mm, lead pitch 1.27 mm). RoHS-compliant matte tin lead finish (E3 suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 (IN1–IN4) | Digital control inputs | Active-high logic; IN1/IN4 control SW1/SW4 (NC), IN2/IN3 control SW2/SW3 (NO); truth table defines complementary switching |
| 5, 6, 13, 14 (S1–S4) | Switch sources (NC/NO common terminals) | S1/S4 are NC common nodes; S2/S3 are NO common nodes; bidirectional current path in on-state |
| 7, 8, 11, 12 (D1–D4) | Switch drains (NC/NO throw terminals) | D1/D4 connect to NC throws; D2/D3 connect to NO throws; all support full analog signal swing |
| 9 (V−) | Negative supply rail | Bias reference for analog channel operation; must be connected even in single-supply mode (V− = GND) |
| 10 (GND) | Digital ground reference | Reference for logic inputs and VL; isolated from analog ground in mixed-signal layouts |
| 15 (V+) | Positive supply rail | Analog power rail; supports up to +22 V (dual) or +40 V (single); decoupling required within 1 cm |
| 16 (VL) | Logic supply voltage | Accepts 5 V TTL/CMOS; independent of V+/V−; enables level translation between digital controller and analog rails |
Key Features
| Feature | Design Value |
|---|---|
| True bidirectional analog switching | Supports signal flow in either direction when on; eliminates need for external polarity-aware routing |
| Low charge injection (1 pC) | Reduces hold-step error in precision sample-and-hold circuits without requiring large hold capacitors |
| Epitaxial latchup immunity | Guarantees robust operation under transient overvoltage or ESD events in industrial environments |
| Complementary switch pairing | SW1/SW4 and SW2/SW3 operate inversely per truth table - enables T-switch, DPDT, and break-before-make configurations |
| Clamped I/O structure | Internal diodes limit analog pins to V+ + 2 V / V− − 2 V, simplifying overvoltage protection design |
Applications
| Automated Test Equipment (ATE) Multiplexer | Industrial Data Acquisition Front-End |
|---|---|
Use Scenario: Routing multiple sensor outputs (thermocouples, RTDs) to a shared ADC channel under microcontroller control. IC Role / Device Role / Timing Role: Quad SPST analog switch providing channel isolation and signal path selection with <90 dB off-isolation. Use Value: Enables 4:1 analog multiplexing without signal degradation; 45 Ω rDS(on) ensures <0.1% gain error in 10 kΩ source impedance paths. |
Use Scenario: Selecting between calibration references (e.g., 0 V, 2.5 V, 5 V, 10 V) for DAC output trimming in programmable power supplies. IC Role / Device Role / Timing Role: Precision voltage reference selector with 1 pC charge injection to avoid step errors during reference switching. Use Value: Maintains <1 LSB accuracy in 16-bit systems; complementary switching prevents momentary short between references. |
| Communications Channel Protection | Portable Instrument Signal Conditioning |
Use Scenario: Isolating RF receiver inputs during transmit bursts to prevent damage from PA leakage in half-duplex radios. IC Role / Device Role / Timing Role: Fast-switching analog guard switch (tON/tOFF ≤ 130 ns) placed between antenna switch and LNA input. Use Value: 85 ns turn-on ensures <100 ns guard window; ±22 V rating withstands transient coupling from nearby PA stages. |
Use Scenario: Configuring gain and input range of an instrumentation amplifier in handheld multimeters using digital control. IC Role / Device Role / Timing Role: Low-leakage (±5 nA max) analog switch selecting feedback resistors and input attenuators. Use Value: Prevents measurement drift due to leakage; 20 pA ID(on) ensures <1 µV offset contribution in high-Z probe circuits. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4617ESE+ | Single-supply only (+2.7 V to +12 V); 60 Ω rDS(on); no ±22 V capability | Limited to low-voltage portable systems; unsuitable for ±15 V instrumentation | Select when board uses only 3.3 V/5 V supplies and requires lower quiescent current (1 µA vs. 5 µA) |
| ADG1412BRUZ | 4-channel, non-complementary SPST; 1.8 Ω rDS(on); higher cost; requires external logic for complementary behavior | Better performance in low-distortion audio routing but lacks built-in NC/NO pairing | Select when ultra-low on-resistance is critical and system can implement complementary control in firmware |
Compared with MAX4617ESE+ and ADG1412BRUZ, the DG213DY-E3 uniquely integrates complementary NC/NO pairs in one SOIC-16 package with ±22 V tolerance - reducing component count and PCB area in dual-supply industrial signal routing where timing coordination and voltage range are primary constraints.
Availability
DG213DY-E3 is available at Aetrix Electronics and suitable for industrial instrumentation, automated test equipment, and communications systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant narrow SOIC packaging.
Supply support for DG213DY-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global semiconductor manufacturer specializing in discrete components and analog ICs, with expertise in high-voltage, high-reliability, and precision analog solutions.
The DG213DY-E3 belongs to Vishay's high-voltage analog switch product line, engineered for signal integrity and robustness in industrial, test, and telecom infrastructure where wide supply range and low distortion are mandatory.
FAQ
What is the maximum analog signal voltage supported by the DG213DY-E3?
The DG213DY-E3 supports analog signals from V− to V+, with absolute maximum ratings of ±22 V across V+ and V−. In dual-supply operation (e.g., V+ = +15 V, V− = −15 V), it handles full-rail signals from −15 V to +15 V. In single-supply mode (V− = GND), it supports 0 V to +40 V. Exceeding these limits risks clamping or damage, as internal diodes limit pins to V+ + 2 V or V− − 2 V.
Does the DG213DY-E3 require separate logic and analog supplies?
Yes - the DG213DY-E3 has dedicated VL (pin 16) for logic interface voltage (typically 5 V) and independent V+ (pin 15) and V− (pin 9) for analog supply rails. This separation allows interfacing with 3.3 V or 5 V microcontrollers while powering analog channels from ±15 V or +24 V supplies. GND (pin 10) serves as the digital reference; analog ground should be star-connected to minimize noise coupling.
How does the complementary switching behavior of the DG213DY-E3 work?
The DG213DY-E3 contains two complementary switch pairs: SW1/SW4 (NC) and SW2/SW3 (NO). When IN1/IN4 = logic high, SW1/SW4 close; simultaneously, IN2/IN3 = logic low keeps SW2/SW3 open - and vice versa. This truth-table-driven behavior enables T-switch, DPDT, and break-before-make topologies without external logic, reducing component count in relay-replacement and signal-routing designs.
Can the DG213DY-E3 be used in single-supply +5 V systems?
No - the DG213DY-E3 requires minimum supply voltages of ±3 V (dual) or +3 V (single). While it operates with +5 V logic (VL = 5 V), its analog rails must meet minimum thresholds: V+ − V− ≥ 6 V in dual mode, or V+ ≥ 3 V with V− = GND in single mode. For true +5 V analog operation, consider lower-voltage alternatives like the DG201A; the DG213DY-E3 is optimized for ±12 V, ±15 V, or +24 V systems.
What is the thermal derating specification for the DG213DY-E3 in narrow SOIC package?
In its narrow SOIC-16 package, the DG213DY-E3 has a power dissipation rating of 640 mW at TA = 25 °C, derating linearly at 7.6 mW/°C above 75 °C. At 100 °C ambient, usable power drops to 640 mW − (100 − 75) × 7.6 mW = 450 mW. Layout best practices include using ≥2 cm² copper pour under the package and minimizing trace length to V+/V− to maintain junction temperature below 150 °C under worst-case 30 mA per channel load.
DG213DY-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Switch Circuit:
- SPST - NO/NC
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 60Ohm
- Channel-to-Channel Matching (ΔRon):
- 1Ohm
- Voltage - Supply, Single (V+):
- 13V ~ 36V
- Voltage - Supply, Dual (V±):
- ±7V ~ 22V
- Switch Time (Ton, Toff) (Max):
- 130ns, 100ns
- -3db Bandwidth:
- -
- Charge Injection:
- 1pC
- Channel Capacitance (CS(off), CD(off)):
- 5pF, 5pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -95dB @ 100kHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG213DY-E3 FAQ
1.How can I place an order for DG213DY-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG213DY-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG213DY-E3 reliable?
The price and inventory of DG213DY-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG213DY-E3 is usually 5 days.
3.What payment methods are accepted for DG213DY-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG213DY-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG213DY-E3?
DG213DY-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG213DY-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG213DY-E3?
For technical support, including DG213DY-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG213DY-E3 requirements.
6.How does Aetrix verify that DG213DY-E3 is sourced from the original manufacturer or authorized distributors?
All DG213DY-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG213DY-E3 meets industry standards.
7.What is the process for return or replacement of DG213DY-E3?
All DG213DY-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG213DY-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG213DY-E3 part is unused and in its original packaging.
Return procedure for DG213DY-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG213DY-E3 Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

