Vishay Siliconix DG309DY
- Part No.:
- DG309DY
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG309DY.pdf
- Description:
- IC SWITCH SPST-NCX4 85OHM 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,744
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG309DY from Maxim Integrated is a quad SPST analog switch with normally closed (NC) configuration, designed for precision signal routing in bipolar or single-supply systems. It delivers 60Ω typical on-resistance, <120ns turn-on time, <90ns turn-off time, and ±15V analog signal range - enabling use in military radios and guidance systems requiring robust channel isolation and low charge injection.
For engineers reviewing the DG309DY datasheet, DG309DY pinout, DG309DY application, or DG309DY equivalent, key selection criteria include NC logic behavior, -40°C to +85°C industrial temperature rating, SO-16 narrow-body package compatibility, and verified 78dB off-isolation at 500kHz - critical for sample-and-hold and PBX switching integrity.
Technical Context
The DG309DY implements monolithic CMOS architecture with substrate-connected V+ pin, supporting dual-supply operation (±5V to ±20V) or single positive supply (+5V to +30V) while maintaining CMOS-input compatibility. Its NC topology ensures default conduction path closure without control signal activation.
Each of the four independent channels exhibits matched rDS(ON) tracking across voltage rails, with leakage currents limited to ±100nA at TMAX and charge injection ≤10pC - essential for minimizing settling error in programmable-gain amplifier front-ends and test equipment multiplexing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switch Type | Quad SPST, Normally Closed (NC) - ensures fail-safe signal continuity when control inputs are inactive |
| rDS(ON) (Typ) | 60Ω at V+ = +15V, V− = −15V - enables <0.1% gain error in 1kΩ load interfaces |
| tON / tOFF (Max) | 200ns / 150ns - supports >5MHz multiplexed sampling in communications systems |
| Analog Range | ±15V - accommodates full-rail signal switching without clipping in ±15V op-amp circuits |
| OIRR (Typ) | 78dB at 500kHz - suppresses crosstalk between adjacent channels in dense PCB layouts |
| Charge Injection | ≤10pC - limits voltage step error to <1mV on 0.01µF hold capacitors |
| Supply Range | Single: +5V to +30V; Dual: ±5V to ±20V - allows reuse across legacy and modern power architectures |
Pinout & Package
Package: 16-pin Narrow SO (Small Outline), 3.9mm body width, JEDEC MS-012AC compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1–IN4 (Pins 1,8,9,16) | CMOS Logic Control Inputs | Active-high enables NC path; 0.001µA max input current minimizes loading on FPGA/GPIO drivers |
| S1–S4 (Pins 3,6,11,14) | Source Terminals | Input side of NC switch; referenced to V− in dual-supply mode; must stay within V− to V+ range |
| D1–D4 (Pins 2,7,10,15) | Drain Terminals | Output side of NC switch; bidirectional conduction; supports ±14V peak-to-peak blocking when off |
| V+ (Pin 13) | Positive Supply / Substrate Tie | Must be connected to highest potential rail; ties internal substrate to prevent latch-up |
| V− (Pin 4) | Negative Supply | Required for dual-supply operation; sets lower analog rail boundary and enables negative signal handling |
| GND (Pin 5) | Ground Reference | Logic ground reference; separate from analog return paths in mixed-signal designs |
| N.C. (Pin 12) | No Connect | Not internally bonded; must remain unconnected to avoid parasitic coupling |
Key Features
| Feature | Design Value |
|---|---|
| Monolithic CMOS Process | Eliminates discrete component matching errors and reduces thermal drift in multi-channel routing |
| Low Charge Injection (≤10pC) | Enables sub-12-bit accuracy in sample-and-hold circuits without external correction circuitry |
| 78dB Off-Isolation @ 500kHz | Prevents signal bleed-through in high-density telecom switch matrices operating near Nyquist frequency |
| ±44V Breakdown Rating | Supports 30Vpp analog blocking margin - exceeds MIL-STD-704A transient requirements for avionics |
| CMOS-Logic-Compatible Inputs | Direct interface with 3.3V/5V microcontrollers without level-shifting, reducing BOM count |
Applications
| Sample-and-Hold Circuits | Test Equipment |
|---|---|
Use Scenario: Capturing fast transient waveforms in automated test systems with minimal droop and aperture uncertainty. IC Role / Device Role / Timing Role: NC switch isolates hold capacitor during acquisition phase; fast tOFF ensures clean hold initiation. Use Value: 10pC charge injection and 60Ω rDS(ON) limit hold-step error to <0.5mV on 10nF capacitors, preserving 12-bit fidelity. |
Use Scenario: Multiplexing multiple sensor inputs into a shared ADC channel in benchtop multimeters. IC Role / Device Role / Timing Role: Quad SPST routing enables sequential channel scanning under microcontroller control. Use Value: Matched channel rDS(ON) and <200ns tON/tOFF allow synchronized sampling across 4 channels at 10ksps without skew compensation. |
| PBX/PABX Systems | Military Radios |
Use Scenario: Signal path selection in digital telephony line cards handling analog voiceband signals (300Hz–3.4kHz). IC Role / Device Role / Timing Role: NC configuration provides default call connection; logic-controlled break-before-make sequencing prevents short-circuits. Use Value: 78dB off-isolation suppresses talk-down crosstalk between active and idle lines at voice frequencies. |
Use Scenario: Antenna switching and IF signal routing in ruggedized HF/VHF transceivers operating in extended temperature environments. IC Role / Device Role / Timing Role: Analog switch manages RF front-end signal paths under harsh EMI and thermal cycling conditions. Use Value: -40°C to +85°C rating and ±44V breakdown ensure reliable operation during cold-soak and surge events per MIL-STD-461E. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG409BRZ | Quad SPST, NC; 35Ω rDS(ON); requires dual ±15V only; no single-supply support | Better on-resistance but incompatible with +12V-only systems; lacks DG309DY's +5V–+30V flexibility | Select ADG409BRZ only when lowest rDS(ON) is prioritized and dual supplies are guaranteed available |
| TS5A3157DCKR | Single SPST, NC; 0.75Ω rDS(ON); 5V-only supply; SC-70-6 package; not quad | Superior on-resistance and speed but requires four discrete devices and board area increase >3× | Choose TS5A3157DCKR only for space-constrained, low-voltage, single-channel applications where quad integration is unnecessary |
Compared with ADG409BRZ and TS5A3157DCKR, DG309DY uniquely balances quad integration, wide supply adaptability (+5V to ±20V), and industrial temperature range - making it optimal for consolidated routing in field-deployable communications hardware where supply architecture varies.
Availability
DG309DY is available at Aetrix Electronics and suitable for military radios, guidance and control systems, and PBX infrastructure requiring stable component supply across extended temperature and long production lifecycles.
Supply support for DG309DY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs high-performance analog and mixed-signal ICs for demanding industrial, automotive, and communications applications.
The DG309DY belongs to Maxim's legacy analog switch product line, engineered specifically for high-reliability signal routing in defense, test, and telecom infrastructure where NC default state, wide supply tolerance, and leakage immunity are mandatory.
FAQ
What is the default state of DG309DY channels when no logic signal is applied?
The DG309DY features a normally closed (NC) architecture, meaning all four SPST switches conduct by default when IN1–IN4 are at logic low (0V). This fail-safe behavior ensures signal continuity during power-up, reset, or controller failure - a critical requirement in military radio audio paths and guidance system sensor feeds where open-circuit interruption is unacceptable. DG309DY maintains this NC state until a valid high-level control signal is asserted.
Can DG309DY operate from a single +12V supply while switching ±10V analog signals?
No - DG309DY cannot switch analog signals beyond its supply rails. With a single +12V supply, the analog range is limited to 0V to +12V. To handle ±10V signals, DG309DY requires dual supplies (e.g., V+ = +15V, V− = −15V) to establish symmetric rails. The datasheet explicitly states "analog voltage should not go above or below the supply voltages," and DG309DY's absolute maximum rating of ±44V applies only to breakdown, not operational range. Using DG309DY with ±10V signals demands proper dual-rail biasing.
How does DG309DY's charge injection affect sample-and-hold accuracy?
DG309DY's charge injection is specified at ≤10pC, which directly translates to hold-step error in sample-and-hold circuits. For example, with a 0.01µF hold capacitor, the resulting voltage glitch is ≤1mV - sufficient for 12-bit accuracy (LSB = 2.44mV at 10V full scale). This performance is validated in Maxim's Typical Operating Characteristics (TOC03), showing <5pC injection at mid-rail analog voltages. DG309DY's low charge injection eliminates need for trimming networks in precision data acquisition modules.
Is DG309DY pin-compatible with DG308A series devices?
Yes - DG309DY shares identical pinout, package (16-pin Narrow SO), and footprint with DG308A variants (e.g., DG308ADY), differing only in logic polarity: DG308A is normally open (NO), DG309DY is normally closed (NC). This allows direct PCB substitution in existing layouts when NC behavior is required, provided control logic is inverted. No trace modifications or land pattern changes are needed - confirmed by Maxim's Pin Configuration diagram and Ordering Information table showing identical pin assignments for both families.
What is the maximum peak current DG309DY can sustain per channel during pulsed operation?
DG309DY supports 70mA peak current per S/D terminal under pulsed conditions (1ms pulse width, ≤10% duty cycle), as specified in Absolute Maximum Ratings. This capability enables brief overcurrent events such as relay coil discharge suppression or ESD transient clamping in military radio front-ends. However, continuous current must remain ≤20mA per channel to avoid thermal runaway. DG309DY's 70mA pulse rating exceeds standard analog switch specifications and is validated across the full -40°C to +85°C operating range.
DG309DY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NC
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 85Ohm
- Channel-to-Channel Matching (ΔRon):
- 1.7Ohm
- Voltage - Supply, Single (V+):
- 4V ~ 44V
- Voltage - Supply, Dual (V±):
- ±4V ~ 22V
- Switch Time (Ton, Toff) (Max):
- 200ns, 150ns
- -3db Bandwidth:
- -
- Charge Injection:
- 1pC
- Channel Capacitance (CS(off), CD(off)):
- 5pF, 5pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -95dB @ 100kHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG309DY FAQ
1.How can I place an order for DG309DY through Aetrix?
Please submit a Request for Quotation (RFQ) for DG309DY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG309DY reliable?
The price and inventory of DG309DY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG309DY is usually 5 days.
3.What payment methods are accepted for DG309DY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG309DY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG309DY?
DG309DY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG309DY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG309DY?
For technical support, including DG309DY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG309DY requirements.
6.How does Aetrix verify that DG309DY is sourced from the original manufacturer or authorized distributors?
All DG309DY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG309DY meets industry standards.
7.What is the process for return or replacement of DG309DY?
All DG309DY units undergo pre-shipment inspection (PSI). If there is an issue with DG309DY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG309DY part is unused and in its original packaging.
Return procedure for DG309DY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG309DY Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

