My Inquiry
My Account
Vishay Siliconix DG403BDY
- Part No.:
- DG403BDY
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG403BDY.pdf
- Description:
- IC SW SPST-NO/NCX4 45OHM 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,634
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG403BDY from Vishay Siliconix is a low-power, high-speed CMOS quad SPST analog switch with break-before-make switching action, 23 Ω typical on-resistance, ±15 V analog signal range, and 100 ns turn-on time - used in stereo audio source selection, dual-slope integrators, and switched-capacitor filter control.
For engineers reviewing the DG403BDY datasheet, DG403BDY pinout, DG403BDY application, or DG403BDY equivalent, this device is selected for precision analog routing where low charge injection (60 pC), sub-nA leakage (±0.5 nA off-leakage), and guaranteed break-before-make timing (5–12 ns delay) are critical in test equipment and telecom signal paths.
Technical Context
The DG403BDY implements four independent SPST switches arranged in two NO/NC pairs, each controlled by complementary logic inputs (IN1/IN2), enabling simultaneous toggle of two switch pairs with opposite states per truth table. Its break-before-make behavior is electrically guaranteed-not just typical-ensuring no signal shorting during transition.
Built on Vishay's high-voltage silicon-gate process, it supports dual ±15 V supplies (44 V max V+ to V−) and single-supply operation up to 22 V, with flat on-resistance across the full analog range and TTL/CMOS-compatible digital inputs (0.8 V low / 2.4 V high thresholds).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| On-resistance (RDS(on)) | 23 Ω typ - ensures minimal signal attenuation and voltage drop in precision analog paths |
| Analog signal range | ±15 V - supports rail-to-rail audio, video, and instrumentation signals without clipping |
| Turn-on time (tON) | 100 ns typ - enables reliable switching at >1 MHz clock rates in sampled-data systems |
| Break-before-make delay (tD) | 5–12 ns - guarantees no overlap between switch pair transitions, preventing momentary shorts |
| Off-isolation (OIRR) | –81.7 dB @ 1 MHz - provides strong channel separation in multi-source routing applications |
| Charge injection | 60 pC - limits voltage glitch on sampling capacitors in integrators and data acquisition |
| Channel leakage (ID(off)) | ±0.5 nA max at 85 °C - preserves accuracy in high-impedance sample-and-hold nodes |
Pinout & Package
Package: 16-pin narrow SOIC (JEDEC MS-012, 3.9 × 9.9 mm body, 1.27 mm pitch). RoHS-compliant, matte tin terminations (–E3 suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (D1) | Switch drain 1 | Analog output terminal for first SPST switch; bidirectional conduction when enabled |
| 2 (S1) | Switch source 1 | Analog input terminal for first SPST switch; connects to D1 when IN1 = high |
| 3 (NC) | No connect | Internally unconnected; must remain floating or grounded per layout guidelines |
| 4 (IN1) | Digital control input 1 | Active-high logic input controlling S1/D1 and S3/D3 pairs (TTL/CMOS compatible) |
| 5 (D3) | Switch drain 3 | Analog output for third SPST switch; paired with S3 and controlled by IN1 |
| 6 (S3) | Switch source 3 | Analog input for third SPST switch; complements D3 under IN1 control |
| 7 (V−) | Negative supply rail | Bias reference for analog channel; supports down to –15 V; clamps input overvoltage |
| 8 (GND) | Ground reference | Logic and substrate reference; separate from analog ground in mixed-signal layouts |
| 9 (S4) | Switch source 4 | Analog input for fourth SPST switch; paired with D4 and controlled by IN2 |
| 10 (D4) | Switch drain 4 | Analog output for fourth SPST switch; toggles opposite to S2/D2 per truth table |
| 11 (NC) | No connect | Internally unconnected; avoid routing traces or vias to this pin |
| 12 (IN2) | Digital control input 2 | Active-high logic input controlling S2/D2 and S4/D4 pairs; complementary to IN1 state |
| 13 (D2) | Switch drain 2 | Analog output for second SPST switch; toggles opposite to S4/D4 when IN2 active |
| 14 (S2) | Switch source 2 | Analog input for second SPST switch; forms NO/NC pair with D2 under IN2 control |
| 15 (V+) | Positive supply rail | Bias reference for analog channel; supports up to +22 V; clamps input overvoltage |
| 16 (NC) | No connect | Internally unconnected; leave unpopulated or tie to ground only if required by PCB stackup |
Key Features
| Feature | Design Value |
|---|---|
| Guaranteed break-before-make | Electrically specified 5–12 ns delay prevents signal shorting in SPDT-equivalent configurations |
| Low charge injection (60 pC) | Minimizes voltage step on sampling capacitors in integrators and ADC front-ends |
| Flat on-resistance vs. voltage | ≤3 Ω variation across ±15 V analog range - maintains linearity in audio and measurement paths |
| TTL/CMOS-compatible inputs | 0.8 V low / 2.4 V high thresholds enable direct interface with microcontrollers and FPGAs |
| Single-supply capability | Operates from +5 V to +22 V (with V− = GND), simplifying power design in portable systems |
Applications
| Stereo Audio Source Selector | Dual-Slope Integrator |
|---|---|
|
Use Scenario: Routing left/right audio channels between two input sources (e.g., CD player and streaming DAC) in consumer AV receivers. IC Role / Device Role / Timing Role: DG403BDY acts as a bidirectional analog multiplexer, using IN1/IN2 to select source pairs while maintaining channel isolation >81 dB. Use Value: Enables silent, glitch-free source switching with <100 ns transition and no crosstalk-induced noise in sensitive audio paths. |
Use Scenario: Configuring capacitor-based integration cycles in precision ADCs, where slope polarity and timing capacitor selection determine conversion resolution. IC Role / Device Role / Timing Role: DG403BDY routes analog input to C1/C2 and controls discharge/reset paths via break-before-make switching synchronized to system clock. Use Value: Guarantees no capacitor shorting during reconfiguration, preserving integrator linearity and enabling 16-bit+ accuracy. |
| Band-Pass Switched-Capacitor Filter | Test Equipment Signal Routing |
|
Use Scenario: Implementing programmable band-pass response in automated test fixtures, where clock frequency determines center frequency. IC Role / Device Role / Timing Role: DG403BDY serves as clock-controlled switch in SC network, toggling capacitor connections at up to 1 MHz with minimal charge feedthrough. Use Value: Supports higher clock rates than legacy DG403 due to 100 ns tON, extending filter operating range beyond 100 kHz. |
Use Scenario: Multiplexing sensor outputs or calibration references into shared measurement circuitry in benchtop multimeters and signal analyzers. IC Role / Device Role / Timing Role: DG403BDY isolates high-impedance DUT signals using <0.5 nA off-leakage and 12 pF off-capacitance to minimize loading. Use Value: Maintains measurement integrity across 10 MΩ+ input impedances while enabling automated test sequencing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4618ESE+ | Higher on-resistance (45 Ω), no guaranteed break-before-make, but lower charge injection (30 pC) | Better suited for low-glitch sample-and-hold; less ideal for SPDT-equivalent routing requiring guaranteed dead-time | Select MAX4618ESE+ only when charge injection dominates design priority over switching safety |
| ADG1419BRUZ | Lower on-resistance (1.3 Ω), wider supply (±20 V), but larger 20-lead TSSOP package and higher cost | Preferred for high-precision instrumentation where RDS(on) matching and thermal stability outweigh size constraints | Choose ADG1419BRUZ when <2 Ω on-resistance tolerance and 0.5 ppm/°C drift are required |
Compared with MAX4618ESE+ and ADG1419BRUZ, the DG403BDY offers the only production-guaranteed break-before-make timing in a 16-pin SOIC package, making it uniquely suitable for cost-sensitive, space-constrained designs requiring fail-safe analog switching without external timing control.
Availability
DG403BDY is available at Aetrix Electronics and suitable for audio routing, precision integrators, switched-capacitor filters, test equipment signal paths, and telecom interface modules requiring stable component supply and long-term industrial lifecycle support.
Supply support for DG403BDY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global semiconductor manufacturer specializing in discrete components and analog ICs, with leadership in high-voltage switching, precision resistors, and power MOSFETs.
The DG403BDY belongs to the DG40xB family of high-speed CMOS analog switches, designed specifically for battery-powered and portable instrumentation where low power, fast settling, and rail-to-rail analog performance are essential.
FAQ
What is the guaranteed break-before-make timing specification for DG403BDY?
The DG403BDY guarantees a break-before-make time delay (tD) of 5–12 ns under standard test conditions (RL = 300 Ω, CL = 35 pF, V+ = 15 V, V− = −15 V). This parameter is production-tested and specified in the Absolute Maximum Ratings table - not just typical - ensuring no overlap between switch pair transitions in SPDT-equivalent configurations. The DG403BDY is the only variant in the DG40xB series with this guaranteed feature.
Can DG403BDY operate from a single 12 V supply?
Yes, DG403BDY supports single-supply operation from +5 V to +22 V with V− tied to GND. At V+ = 12 V and V− = 0 V, the analog signal range is 0 V to 12 V (not ±12 V), and on-resistance increases slightly to ~28 Ω (per typical RON vs. single-supply voltage curves). Digital inputs remain TTL/CMOS-compatible, requiring only 2.4 V high and 0.8 V low thresholds regardless of supply configuration.
What is the maximum analog signal voltage the DG403BDY can handle without damage?
The DG403BDY supports analog signals up to ±15 V when operated with dual supplies (V+ = +15 V, V− = −15 V), and up to 30 V peak-to-peak when off. Absolute maximum ratings permit signals on S or D pins to exceed V+ or V− by ≤0.3 V due to internal clamping diodes - but forward current must be limited to ≤30 mA continuous or 100 mA pulsed (1 ms, 10% duty). Exceeding these violates absolute maximum ratings and risks permanent damage.
How does DG403BDY differ from DG401BDY and DG405BDY in pin compatibility?
DG403BDY shares the same 16-pin SOIC package and pinout as DG401BDY and DG405BDY - all three use identical MS-012 footprints and power/ground pin locations (pins 7, 8, 15). However, functional pin assignments differ: DG401BDY has two independent SPST switches (no IN2), DG403BDY uses IN1/IN2 for complementary pair control, and DG405BDY configures four SPSTs as two independent pairs with separate IN1/IN2. Direct substitution requires logic-level and routing verification.
Is DG403BDY suitable for audio line-level switching in consumer equipment?
Yes, DG403BDY is widely used for stereo audio source selection due to its ±15 V analog range, 23 Ω on-resistance (low insertion loss), –94.8 dB crosstalk, and 60 pC charge injection (minimizing pop/click). Its break-before-make action eliminates switching transients that cause audible artifacts. Layout best practices include guarding analog traces, separating digital and analog grounds, and using local 0.1 µF bypass caps on V+ and V− pins near the DG403BDY.
DG403BDY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NO/NC
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 45Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- 13V ~ 36V
- Voltage - Supply, Dual (V±):
- ±7V ~ 22V
- Switch Time (Ton, Toff) (Max):
- 150ns, 100ns
- -3db Bandwidth:
- -
- Charge Injection:
- 60pC
- Channel Capacitance (CS(off), CD(off)):
- 12pF, 12pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -94.8dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG403BDY FAQ
1.How can I place an order for DG403BDY through Aetrix?
Please submit a Request for Quotation (RFQ) for DG403BDY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG403BDY reliable?
The price and inventory of DG403BDY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG403BDY is usually 5 days.
3.What payment methods are accepted for DG403BDY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG403BDY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG403BDY?
DG403BDY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG403BDY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG403BDY?
For technical support, including DG403BDY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG403BDY requirements.
6.How does Aetrix verify that DG403BDY is sourced from the original manufacturer or authorized distributors?
All DG403BDY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG403BDY meets industry standards.
7.What is the process for return or replacement of DG403BDY?
All DG403BDY units undergo pre-shipment inspection (PSI). If there is an issue with DG403BDY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG403BDY part is unused and in its original packaging.
Return procedure for DG403BDY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG403BDY Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
