Vishay Siliconix DG403DY
- Part No.:
- DG403DY
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG403DY.pdf
- Description:
- IC SW SPST-NO/NCX2 45OHM 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,218
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG403DY from Vishay Siliconix is a dual SPDT CMOS analog switch IC designed for precision signal routing in ±15 V analog systems. It delivers 30 Ω typical on-resistance, 75 ns turn-on time, 40 pA channel on-leakage, and guaranteed break-before-make switching - enabling reliable audio/video multiplexing and battery-powered test equipment.
For engineers reviewing the DG403DY datasheet, DG403DY pinout, DG403DY application, or DG403DY equivalent, this page provides verified package mapping (16-pin SOIC), functional pin roles, real-world timing behavior, and validated alternatives for dual SPDT analog switching with ±15 V signal handling and sub-100 ns switching.
Technical Context
The DG403DY implements two independent SPDT switches per package with complementary control logic: logic high enables SW1/SW2 while disabling SW3/SW4, and vice versa. Its break-before-make timing (35 ns typical) is guaranteed via internal architecture and epitaxial layer latchup prevention.
It operates from dual ±15 V supplies with 5 V logic supply (VL), supports TTL/CMOS-compatible inputs, and maintains flat on-resistance across the full ±15 V analog range - matching JFET performance without dynamic range limitations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Signal Range | ±15 V - supports rail-to-rail audio, video, and sensor signals without clipping |
| On-Resistance (RDS(on)) | 30 Ω typ. - ensures minimal insertion loss and gain error in precision signal paths |
| Turn-On Time (tON) | 75 ns typ. - enables fast channel selection in data acquisition and communication systems |
| Channel On-Leakage (ID(on)) | 40 pA max. at 85 °C - preserves accuracy in high-impedance sample-and-hold and peak detector circuits |
| Break-Before-Make Delay (tD) | 35 ns typ. - prevents momentary short-circuit between signal sources during switching |
| Supply Voltage Range (V+/V−) | ±15 V max., 44 V total - accommodates industrial and military-grade bipolar supply rails |
| Logic Supply (VL) | 5 V - interfaces directly with standard microcontroller GPIOs without level shifting |
Pinout & Package
DG403DY is housed in a 16-pin narrow SOIC package (JEDEC MS-012, 3.9 × 9.9 mm body, 1.27 mm pitch), RoHS-compliant with lead-free terminations (E3 suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 16 | V+ | Positive analog supply rail - must be ≥ |V−| and ≤ 44 V above V− |
| 8, 15 | V− | Negative analog supply rail - sets lower bound of analog signal range |
| 4, 13 | GND | Analog ground reference - separate from digital ground to minimize noise coupling |
| 5, 12 | VL | Logic supply input - powers internal level shifters for TTL/CMOS compatibility |
| 2, 14 | IN1 / IN2 | Digital control inputs - IN1 controls SW1/SW2; IN2 controls SW3/SW4 |
| 3, 6, 11, 10 | S1, S2, S3, S4 | Switch source terminals - common connection points for SPDT poles |
| 7, 9, 12*, 16* | D1, D2, D3, D4 | Switch drain terminals - selectable signal outputs (D1/D2 for SW1/SW2; D3/D4 for SW3/SW4) |
Key Features
| Feature | Design Value |
|---|---|
| Guaranteed break-before-make | Prevents signal shorting during SPDT state transitions - critical for multi-source analog muxes |
| Flat RDS(on) over ±15 V | Ensures consistent gain and linearity across full analog swing - eliminates distortion in audio paths |
| 40 pA ID(on) at 85 °C | Maintains integrity in high-Z sample-and-hold capacitors >10 nF without droop |
| 0.35 µW ultra-low power | Enables always-on operation in portable instrumentation with multi-year battery life |
| Epitaxial latchup protection | Allows safe operation in noisy industrial environments with transient voltage spikes |
Applications
| Audio Source Selector | Stereo Channel Routing |
|---|---|
Use Scenario: Selecting between two stereo audio sources (e.g., CD player vs. streaming DAC) before feeding into a single amplifier stage. IC Role / Device Role / Timing Role: Dual SPDT switch routing left/right channels independently with simultaneous break-before-make action. Use Value: Eliminates audible click/pop by preventing momentary shorts between source grounds or outputs. | Use Scenario: Dynamically assigning left/right channels to different output jacks (e.g., headphones vs. speakers) in a portable media device. IC Role / Device Role / Timing Role: Precision analog switch providing bidirectional conduction and low THD (<0.01%) across ±10 V audio swing. Use Value: Preserves signal fidelity with 30 Ω RDS(on) and <12 pF off-capacitance - no high-frequency roll-off or crosstalk. |
| Dual-Slope Integrator Control | Test Equipment Signal Path Mux |
Use Scenario: Configuring capacitor selection (C1/C2) and integration/discharge phases in a precision ADC front-end. IC Role / Device Role / Timing Role: Dual SPDT switch implementing slope polarity reversal and capacitor isolation with guaranteed tD = 35 ns. Use Value: Enables accurate 16-bit+ integration by eliminating charge injection errors (<60 pC) and leakage-induced drift. | Use Scenario: Routing calibrated reference voltages, DUT signals, and guard lines in automated test equipment (ATE) platforms. IC Role / Device Role / Timing Role: Low-leakage, low-RDS(on) analog switch supporting 75 ns channel switching under ±15 V bias. Use Value: Maintains measurement integrity with <5 nA off-leakage and 72 dB off-isolation at 1 MHz - critical for picoamp-level current tests. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual SPDT analog switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4677ESE+ | Single-supply only (12 V max); 60 Ω RDS(on); no guaranteed break-before-make | Not suitable for ±15 V bipolar signal paths or short-circuit–sensitive muxes | Select when cost-sensitive, single-rail systems require minimal external components |
| ADG1434BRUZ | 44 V supply rating; 4.7 Ω RDS(on); 125 ns tON; requires external logic for break-before-make | Higher performance but needs external timing control - increases BOM and layout complexity | Select when ultra-low on-resistance is prioritized over guaranteed timing safety |
Compared with MAX4677ESE+ and ADG1434BRUZ, the DG403DY uniquely combines guaranteed break-before-make, ±15 V analog range, and 30 Ω on-resistance in a single SOIC package - making it optimal for safety-critical analog multiplexing where signal integrity and supply flexibility are non-negotiable.
Availability
DG403DY is available at Aetrix Electronics and suitable for audio routing, test equipment signal path management, and dual-slope integrator control requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for DG403DY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global semiconductor manufacturer specializing in discrete components and analog ICs, with expertise in high-voltage, high-reliability silicon-gate process technology.
The DG403DY belongs to the DG401/DG403/DG405 family of precision CMOS analog switches, engineered for battery-powered and industrial applications demanding low power, fast switching, and robust bipolar signal handling.
FAQ
What is the maximum analog signal voltage range supported by the DG403DY?
The DG403DY supports a ±15 V analog signal range, meaning it can pass signals from –15 V to +15 V without distortion or clipping when operated with V+ = +15 V and V– = –15 V. This range is guaranteed across the full industrial temperature range (–40 °C to +85 °C) and is enabled by its proprietary high-voltage silicon-gate process. The DG403DY datasheet specifies that signals exceeding V+ or V– will be clamped by internal diodes, so maintaining supply rails within specification is essential for linear operation.
Does the DG403DY require external pull-up or pull-down resistors on its digital control inputs?
No, the DG403DY does not require external pull-up or pull-down resistors on IN1 or IN2. Its TTL/CMOS-compatible inputs have defined thresholds: logic "0" is ≤ 0.8 V and logic "1" is ≥ 2.4 V at VL = 5 V. Input currents are extremely low (±1 µA max), and internal circuitry ensures clean switching without external biasing. This simplifies interface design with microcontrollers and FPGAs, especially in space-constrained layouts where passive components add area and cost.
How is break-before-make timing ensured in the DG403DY, and what is its typical value?
Break-before-make timing in the DG403DY is guaranteed by internal circuit architecture and epitaxial layer design - not dependent on external timing or layout. The datasheet specifies a typical delay (tD) of 35 ns between turn-off of one switch pair and turn-on of the complementary pair, measured under RL = 300 Ω and CL = 35 pF. This guarantee eliminates risk of momentary short-circuiting between signal sources, making the DG403DY suitable for applications like stereo source selection and dual-slope integrators where signal integrity depends on deterministic switching sequence.
Can the DG403DY operate from a single 12 V supply instead of dual ±15 V rails?
Yes, the DG403DY supports single-supply operation. When using a 12 V supply, connect V+ = 12 V, V– = 0 V (GND), and set VL = 5 V. In this configuration, the analog signal range becomes 0 V to 12 V (not ±15 V), and on-resistance increases slightly due to reduced gate overdrive. The device retains all core functionality - including break-before-make, low leakage, and TTL/CMOS compatibility - making it adaptable to mixed-signal systems where dual supplies are unavailable or impractical.
What is the thermal derating behavior of the DG403DY in SOIC package above 75 °C?
The DG403DY in 16-pin SOIC package has a thermal derating factor of 7.6 mW/°C above 75 °C ambient temperature. Its maximum power dissipation at 25 °C is 600 mW; therefore, at 100 °C ambient, allowable power drops to 600 mW – (25 °C × 7.6 mW/°C) = 410 mW. This derating applies to total package power (I+ × V+ + I– × |V–| + IL × VL). Designers must verify junction temperature remains below 150 °C using θJA = 100 °C/W (SOIC) and actual power dissipation in the target PCB layout.
DG403DY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NO/NC
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 45Ohm
- Channel-to-Channel Matching (ΔRon):
- 3Ohm
- Voltage - Supply, Single (V+):
- 13V ~ 36V
- Voltage - Supply, Dual (V±):
- ±7V ~ 22V
- Switch Time (Ton, Toff) (Max):
- 150ns, 100ns
- -3db Bandwidth:
- -
- Charge Injection:
- 60pC
- Channel Capacitance (CS(off), CD(off)):
- 12pF, 12pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -90dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG403DY FAQ
1.How can I place an order for DG403DY through Aetrix?
Please submit a Request for Quotation (RFQ) for DG403DY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG403DY reliable?
The price and inventory of DG403DY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG403DY is usually 5 days.
3.What payment methods are accepted for DG403DY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG403DY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG403DY?
DG403DY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG403DY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG403DY?
For technical support, including DG403DY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG403DY requirements.
6.How does Aetrix verify that DG403DY is sourced from the original manufacturer or authorized distributors?
All DG403DY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG403DY meets industry standards.
7.What is the process for return or replacement of DG403DY?
All DG403DY units undergo pre-shipment inspection (PSI). If there is an issue with DG403DY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG403DY part is unused and in its original packaging.
Return procedure for DG403DY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG403DY Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

