My Inquiry
My Account
Vishay Siliconix DG403DY-T1
- Part No.:
- DG403DY-T1
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG403DY-T1.pdf
- Description:
- IC SW SPST-NO/NCX2 45OHM 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,585
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG403DY-T1 from Vishay Siliconix is a dual SPDT CMOS analog switch IC designed for precision signal routing in ±15 V analog systems. It features 30 Ω typical on-resistance, 75 ns turn-on time, 40 pA channel on-leakage, 44 V supply rating, and break-before-make switching - enabling reliable audio/video multiplexing and battery-powered test equipment operation.
For engineers reviewing the DG403DY-T1 datasheet, DG403DY-T1 pinout, DG403DY-T1 application, or DG403DY-T1 equivalent, key selection criteria include guaranteed break-before-make timing (35 ns), low charge injection (60 pC), high off-isolation (72 dB at 1 MHz), and SOIC-16 package compatibility with industrial temperature range (-40 °C to +85 °C).
Technical Context
The DG403DY-T1 implements two independent SPDT switches with complementary control logic: logic low disables SW1/SW2 and enables SW3/SW4; logic high reverses state. Its proprietary silicon-gate process ensures latchup immunity and guarantees break-before-make operation across full temperature range.
Each switch supports bidirectional conduction with flat RDS(on) over ±15 V analog range and clamping diodes protect against signal excursions beyond V+ or V−. Logic inputs are TTL/CMOS compatible with thresholds at ≤0.8 V (low) and ≥2.4 V (high), and VL pin accepts 4.5–5.5 V logic supply.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Signal Range | ±15 V - supports full-rail audio, sensor, and instrumentation signals without clipping |
| On-Resistance (RDS(on)) | 30 Ω typ. - minimizes signal attenuation and gain error in precision analog paths |
| Turn-On Time (tON) | 75 ns typ. - enables >10 MHz switching in sampled-data systems and fast multiplexing |
| Channel On-Leakage (ID(on)) | 40 pA typ. - preserves accuracy in high-impedance sample-and-hold and integrator circuits |
| Break-Before-Make Delay (tD) | 35 ns typ. - prevents momentary short-circuit between signal paths during state transition |
| Off Isolation (OIRR) | 72 dB at 1 MHz - suppresses crosstalk in multi-channel audio and communication routing |
| Charge Injection | 60 pC - limits voltage glitch in capacitor-based circuits like switched-capacitor filters |
Pinout & Package
DG403DY-T1 is housed in a 16-pin narrow SOIC package (JEDEC MS-012, 3.9 × 9.9 mm body, 1.27 mm pitch) with exposed pad not present and RoHS-compliant matte tin terminations.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 16 | V+ | Positive analog supply rail (up to +44 V); powers internal switch core |
| 2, 15 | V− | Negative analog supply rail (down to −44 V); enables bipolar signal handling |
| 3, 14 | GND | Analog ground reference; separates signal return from digital logic ground |
| 4, 13 | VL | Logic supply input (4.5–5.5 V); decouples control logic from analog rails |
| 5, 12 | IN1 / IN2 | Digital control inputs; IN1 controls SW1/SW2, IN2 controls SW3/SW4 |
| 6, 11 | S1 / S2 | SPDT common terminals (switch sources); connect to signal source or load |
| 7, 10 | D1 / D2 | SPDT normally-open drain terminals; conduct when corresponding IN = high |
| 8, 9 | D3 / D4 | SPDT normally-closed drain terminals; conduct when corresponding IN = low |
Key Features
| Feature | Design Value |
|---|---|
| Break-before-make guarantee | Ensures no overlap between switch states - critical for preventing signal shorts in dual-slope integrators and filter banks |
| Bidirectional analog conduction | Enables use as both multiplexer and demultiplexer without polarity constraints in AC-coupled paths |
| Epitaxial latchup immunity | Allows safe operation in noisy industrial environments with transient rail excursions |
| Single-supply logic interface | VL pin accepts standard 5 V logic while analog rails operate at ±15 V - simplifies mixed-signal PCB design |
| Low power dissipation | 0.35 µW typical - extends battery life in portable test gear and handheld instrumentation |
Applications
| Audio Source Selection | Dual-Slope Integrator |
|---|---|
Use Scenario: Routing stereo left/right signals from multiple sources (e.g., CD, Bluetooth, line-in) to amplifier inputs in professional audio mixers. IC Role / Device Role / Timing Role: Dual SPDT switch providing simultaneous left and right channel path selection with break-before-make isolation. Use Value: 72 dB off-isolation prevents audible crosstalk between sources; 30 Ω RDS(on) maintains flat frequency response up to 20 kHz. | Use Scenario: Configuring integrator slope and reset in precision ADCs for digital multimeters and energy meters. IC Role / Device Role / Timing Role: Selecting between two integration capacitors (C1/C2) and controlling charge/discharge paths via complementary SPDT action. Use Value: Guaranteed 35 ns break-before-make prevents capacitor shorting; 40 pA leakage preserves integration accuracy over long time constants. |
| Switched-Capacitor Filter | Battery-Powered Test Equipment |
Use Scenario: Implementing clocked band-pass filtering in portable spectrum analyzers and signal generators. IC Role / Device Role / Timing Role: SPDT switch element in switched-capacitor network, toggled at system clock frequency to set filter cutoff. Use Value: 75 ns tON supports >10 MHz clock rates; 60 pC charge injection minimizes passband distortion. | Use Scenario: Signal routing and calibration switching in handheld oscilloscopes, LCR meters, and portable logic analyzers. IC Role / Device Role / Timing Role: Low-power analog multiplexer for sensor front-ends, reference selection, and self-test path configuration. Use Value: 0.35 µW quiescent power extends runtime; ±15 V signal range accommodates legacy test signal levels without level-shifting. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual SPDT analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4673ESE+ | Higher RDS(on) (45 Ω), lower supply rating (±20 V), no guaranteed break-before-make | Less suitable for precision integrators requiring guaranteed non-overlap | Prefer DG403DY-T1 where break-before-make timing and low leakage are critical |
| ADG1434BRUZ | Quad SPDT, higher speed (tON = 120 ns), higher cost, requires external logic for complementary control | Offers more channels but adds complexity for simple dual-path routing | Choose DG403DY-T1 for compact, self-contained dual SPDT with integrated logic decoding |
Compared with MAX4673ESE+ and ADG1434BRUZ, the DG403DY-T1 delivers uniquely guaranteed break-before-make timing, lower on-resistance, and lower leakage - making it optimal for precision analog routing where signal integrity and timing determinism are non-negotiable.
Availability
DG403DY-T1 is available at Aetrix Electronics and suitable for audio routing, precision instrumentation, battery-powered test equipment, and switched-capacitor filter design requiring stable component supply and long-term industrial lifecycle support.
Supply support for DG403DY-T1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global semiconductor manufacturer specializing in discrete components and analog ICs, with leadership in high-voltage, high-reliability switching solutions.
The DG403DY-T1 belongs to the DG40x family of low-power, high-speed CMOS analog switches engineered for precision signal routing in battery-operated and industrial instrumentation systems.
FAQ
What is the maximum analog signal voltage range supported by the DG403DY-T1?
The DG403DY-T1 supports a ±15 V analog signal range, meaning it can pass signals from -15 V to +15 V without distortion or clipping when powered with V+ = +15 V and V− = -15 V. This range is maintained across the full industrial temperature range (-40 °C to +85 °C), and internal clamping diodes limit signal excursions beyond the supply rails to prevent damage. The DG403DY-T1 datasheet specifies this as the guaranteed analog signal range under normal operating conditions.
Does the DG403DY-T1 require separate logic and analog supplies?
Yes, the DG403DY-T1 requires three independent supply connections: V+ and V− for the analog switch core, and VL for the digital control logic. VL accepts 4.5 V to 5.5 V and is internally level-shifted to drive the gate electrodes of the analog switches. This separation allows clean 5 V logic interfacing while supporting ±15 V analog signals - a key feature confirmed in the functional block diagram and truth table of the DG403DY-T1 datasheet.
Is break-before-make timing guaranteed for the DG403DY-T1, and what is its typical value?
Yes, break-before-make timing is guaranteed for the DG403DY-T1 across its full operating temperature range. The datasheet specifies a typical break-before-make delay (tD) of 35 ns, with a maximum of 5 ns - meaning the old switch path is guaranteed to open before the new path closes. This deterministic timing is achieved through the device's internal architecture and is explicitly called out in the DG403DY-T1 truth table and Figure 3 test circuit.
What is the on-resistance flatness of the DG403DY-T1 over its analog signal range?
The DG403DY-T1 exhibits very flat on-resistance (RDS(on)) over its full ±15 V analog range, with ΔRDS(on) specified at 3 Ω typical and 5 Ω maximum. This flatness ensures minimal THD and consistent gain in audio and instrumentation applications. The datasheet confirms this behavior in the "RDS(on) vs. VD and Temperature" graph (page 5), where variation remains under 10% across the entire signal swing at 25 °C.
Can the DG403DY-T1 be used with single-polarity analog supplies?
No, the DG403DY-T1 is designed for dual-polarity analog operation and requires both V+ and V− supplies to function correctly. Its internal structure relies on symmetric biasing for proper switch conduction and leakage control. While the absolute maximum rating allows V+ to V− up to 44 V, operation with V− = 0 V (i.e., single supply) is not characterized or guaranteed - the datasheet only specifies performance for ±15 V and ±13.5 V configurations, and all timing, leakage, and RDS(on) parameters assume dual-rail operation.
DG403DY-T1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NO/NC
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 45Ohm
- Channel-to-Channel Matching (ΔRon):
- 3Ohm
- Voltage - Supply, Single (V+):
- 13V ~ 36V
- Voltage - Supply, Dual (V±):
- ±7V ~ 22V
- Switch Time (Ton, Toff) (Max):
- 150ns, 100ns
- -3db Bandwidth:
- -
- Charge Injection:
- 60pC
- Channel Capacitance (CS(off), CD(off)):
- 12pF, 12pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -90dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG403DY-T1 FAQ
1.How can I place an order for DG403DY-T1 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG403DY-T1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG403DY-T1 reliable?
The price and inventory of DG403DY-T1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG403DY-T1 is usually 5 days.
3.What payment methods are accepted for DG403DY-T1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG403DY-T1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG403DY-T1?
DG403DY-T1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG403DY-T1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG403DY-T1?
For technical support, including DG403DY-T1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG403DY-T1 requirements.
6.How does Aetrix verify that DG403DY-T1 is sourced from the original manufacturer or authorized distributors?
All DG403DY-T1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG403DY-T1 meets industry standards.
7.What is the process for return or replacement of DG403DY-T1?
All DG403DY-T1 units undergo pre-shipment inspection (PSI). If there is an issue with DG403DY-T1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG403DY-T1 part is unused and in its original packaging.
Return procedure for DG403DY-T1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG403DY-T1 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
