Vishay Siliconix DG4052EEQ-T1-GE3
- Part No.:
- DG4052EEQ-T1-GE3
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
DG4052EEQ-T1-GE3.pdf
- Description:
- IC SWITCH SP4T X 2 78OHM 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:5,478
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG4052EEQ-T1-GE3 from Vishay Siliconix is a dual 4-channel CMOS analog multiplexer with rail-to-rail signal switching, ±5 V / 12 V / 5 V / 3 V supply compatibility, 75 ns typical enable turn-on time (at ±5 V), 85 Ω typical on-resistance, and 0.3 pC max charge injection. It serves precision data acquisition and automated test equipment signal routing.
For engineers reviewing the DG4052EEQ-T1-GE3 datasheet, DG4052EEQ-T1-GE3 pinout, DG4052EEQ-T1-GE3 application, or DG4052EEQ-T1-GE3 equivalent, key selection criteria include dual SPDT channel count, TSSOP-16 package footprint, low leakage (<50 pA), bi-directional analog conduction, and -40 °C to +125 °C operating range.
Technical Context
The DG4052EEQ-T1-GE3 implements two independent 4-channel multiplexers in one IC, each controlled by 2-bit address inputs (A, B) and a shared ENABLE pin. All switches operate bidirectionally with matched on-resistance flatness (≤20 Ω) and guaranteed 2 V logic-high threshold at 5 V supply.
It supports single-supply (3–16 V) and dual-supply (±3–±8 V) operation, with full specification at ±5 V, 5 V, 12 V, and 3 V. Internal clamping diodes protect against overvoltage on analog pins beyond V+ or V−.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Configuration | Dual 4-channel (2 × SPDT × 4), independent channel control |
| Supply Range | 3 V to 16 V single or ±3 V to ±8 V dual - enables direct interface with 3.3 V, 5 V, and ±5 V systems |
| On-Resistance | 85 Ω typ. at ±5 V - ensures minimal signal attenuation in precision measurement paths |
| Charge Injection | 0.3 pC max over full voltage range - critical for low-error sample-and-hold and ADC front-end applications |
| Leakage Current | <50 pA max at +125 °C - preserves accuracy in high-impedance sensor interfaces |
| Switching Speed | tON = 75 ns typ., tOFF = 88 ns typ. at ±5 V - supports >1 MHz multiplexed sampling rates |
| Temperature Range | -40 °C to +125 °C - qualified for industrial and automotive under-hood environments |
Pinout & Package
Package: 16-pin TSSOP (JEDEC MS-012, 4.9 mm × 3.9 mm × 1.1 mm). Pin 1 marked with dot; exposed thermal pad not electrically connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 | X0–X3 common inputs (MUX A) | Bi-directional analog I/O nodes for first 4-channel multiplexer |
| 5, 6 | A, B address inputs | Binary select lines determining active Xn channel (0–3) for MUX A |
| 7 | ENABLE | Active-low global enable: HI disables all switches, LO enables address decoding |
| 8 | GND | Ground reference for digital control and substrate bias |
| 9, 10 | V+, V− | Positive and negative supply rails - define analog signal range and power internal circuitry |
| 11, 12, 13, 14 | Y0–Y3 common inputs (MUX B) | Bi-directional analog I/O nodes for second independent 4-channel multiplexer |
| 15, 16 | X, Y outputs | Common output terminals - X for MUX A, Y for MUX B; each connects to selected Xn/Yn |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail analog switching | Full signal swing from V− to V+ without clipping - eliminates level-shifting in bipolar signal chains |
| Low parasitic capacitance | CS(OFF) = 2.1 pF typ., CD(ON) = 10 pF typ. - minimizes crosstalk and bandwidth degradation in high-frequency routing |
| 3 V logic compatibility | Guaranteed 1.4 V VIH min. at 3 V supply - allows direct interfacing with low-voltage microcontrollers |
| Break-before-make timing | tD = 1 ns min. - prevents momentary shorting between channels during switching transitions |
| Ultra-low charge injection | 0.3 pC max. across full analog range - reduces settling error in precision sampling circuits |
Applications
| Automatic Test Equipment (ATE) | Data Acquisition Systems |
|---|---|
Use Scenario: Multiplexing multiple sensor inputs into a shared ADC channel in modular test racks. IC Role / Device Role / Timing Role: Dual independent 4:1 analog switch enabling sequential sampling of up to eight sensors per device. Use Value: 85 Ω on-resistance and <50 pA leakage preserve measurement integrity across temperature extremes. | Use Scenario: Routing thermocouple, RTD, and strain gauge signals to instrumentation amplifiers in programmable logic controller (PLC) I/O modules. IC Role / Device Role / Timing Role: Precision analog multiplexer providing bi-directional, rail-to-rail signal path selection with minimal offset drift. Use Value: 0.3 pC charge injection ensures sub-LSB error in 16-bit+ ADC systems. |
| Medical Instrumentation | Process Control & Automation |
Use Scenario: Selecting ECG electrode pairs in multi-lead patient monitoring systems with strict low-noise requirements. IC Role / Device Role / Timing Role: Low-leakage, low-capacitance analog switch isolating high-impedance biopotential sources during channel scanning. Use Value: 2.1 pF source-off capacitance and -105 dB crosstalk at 100 kHz suppress inter-channel interference. | Use Scenario: Switching 4–20 mA current loop sensor outputs to diagnostic or calibration circuits in field transmitters. IC Role / Device Role / Timing Role: Robust analog multiplexer rated for -40 °C to +125 °C operation in harsh industrial enclosures. Use Value: ±5 V dual-supply support matches standard industrial signal conditioning rails. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4617ESE+ | Single 8-channel mux (not dual 4-channel); higher RON (100 Ω typ.); same TSSOP-16 package | Lacks independent dual-path architecture - unsuitable where simultaneous, isolated signal routing is required | Select DG4052EEQ-T1-GE3 when dual independent 4:1 switching is mandatory |
| ADG1419BRUZ | Triple SPDT (DG4053E function); lower RON (4.5 Ω typ.); higher supply voltage limit (+33 V); same temp range | Higher channel density but different topology - requires redesign of address logic and PCB layout | Choose DG4052EEQ-T1-GE3 for drop-in replacement in existing dual-mux designs with space-constrained layouts |
Compared with MAX4617ESE+ and ADG1419BRUZ, the DG4052EEQ-T1-GE3 uniquely delivers matched dual 4-channel functionality in TSSOP-16, balancing channel independence, low charge injection, and industrial temperature capability without requiring layout changes.
Availability
DG4052EEQ-T1-GE3 is available at Aetrix Electronics and suitable for automatic test equipment, data acquisition systems, and medical instrumentation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for DG4052EEQ-T1-GE3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global semiconductor manufacturer specializing in discrete components and analog ICs, with leadership in high-reliability switching, power management, and precision signal conditioning devices.
The DG4052EEQ-T1-GE3 belongs to Vishay's DG405xE family of low-charge-injection analog multiplexers, engineered specifically for high-accuracy, low-distortion signal routing in test, measurement, and industrial control systems.
FAQ
What is the maximum analog signal voltage range supported by the DG4052EEQ-T1-GE3?
The DG4052EEQ-T1-GE3 supports analog signals from V− to V+ across its full supply range. At ±5 V dual supply, the range is -5 V to +5 V; at 12 V single supply, it is 0 V to 12 V; and at 3 V single supply, it is 0 V to 3 V. Internal clamping diodes limit input voltages to within 0.3 V of the supply rails to prevent damage.
Does the DG4052EEQ-T1-GE3 require external pull-up or pull-down resistors on its address pins?
No, the DG4052EEQ-T1-GE3 does not require external biasing on A, B, or ENABLE pins. Its digital inputs have guaranteed thresholds (e.g., 2 V min. VIH at 5 V supply) and leakage <1 μA, allowing direct connection to CMOS logic outputs. External resistors are unnecessary unless noise immunity in high-EMI environments is required.
Can the DG4052EEQ-T1-GE3 be used in a de-multiplexer configuration?
Yes, the DG4052EEQ-T1-GE3 operates bi-directionally: analog signals pass equally well from common terminal (X or Y) to selected channel (X0–X3 or Y0–Y3) or vice versa. This inherent symmetry enables seamless use as either a multiplexer or de-multiplexer without performance penalty or circuit modification.
What is the thermal resistance (θJA) of the DG4052EEQ-T1-GE3 in its TSSOP-16 package?
The DG4052EEQ-T1-GE3 in TSSOP-16 has a junction-to-ambient thermal resistance (θJA) of 178 °C/W, as specified in the Absolute Maximum Ratings table. Derating begins at 70 °C ambient: power dissipation must be reduced by 5.6 mW/°C above that point to maintain reliability.
Is the DG4052EEQ-T1-GE3 RoHS-compliant and halogen-free?
Yes, the DG4052EEQ-T1-GE3 is RoHS-compliant and halogen-free, as confirmed by Vishay's material declarations (document #99912). The "GE3" suffix denotes lead (Pb)-free, green, and RoHS-compliant packaging per JEDEC J-STD-020 and JESD22-A112 standards.
DG4052EEQ-T1-GE3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Circuit:
- SP4T
- Multiplexer/Demultiplexer Circuit:
- 4:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 78Ohm
- Channel-to-Channel Matching (ΔRon):
- 910mOhm
- Voltage - Supply, Single (V+):
- 3V ~ 16V
- Voltage - Supply, Dual (V±):
- ±3V ~ 8V
- Switch Time (Ton, Toff) (Max):
- 75ns, 88ns
- -3db Bandwidth:
- 353MHz
- Charge Injection:
- 0.3pC
- Channel Capacitance (CS(off), CD(off)):
- 2.2pF, 4.8pF
- Current - Leakage (IS(off)) (Max):
- 1nA
- Crosstalk:
- -105dB @ 100kHz
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
DG4052EEQ-T1-GE3 FAQ
1.How can I place an order for DG4052EEQ-T1-GE3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG4052EEQ-T1-GE3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG4052EEQ-T1-GE3 reliable?
The price and inventory of DG4052EEQ-T1-GE3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG4052EEQ-T1-GE3 is usually 5 days.
3.What payment methods are accepted for DG4052EEQ-T1-GE3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG4052EEQ-T1-GE3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG4052EEQ-T1-GE3?
DG4052EEQ-T1-GE3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG4052EEQ-T1-GE3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG4052EEQ-T1-GE3?
For technical support, including DG4052EEQ-T1-GE3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG4052EEQ-T1-GE3 requirements.
6.How does Aetrix verify that DG4052EEQ-T1-GE3 is sourced from the original manufacturer or authorized distributors?
All DG4052EEQ-T1-GE3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG4052EEQ-T1-GE3 meets industry standards.
7.What is the process for return or replacement of DG4052EEQ-T1-GE3?
All DG4052EEQ-T1-GE3 units undergo pre-shipment inspection (PSI). If there is an issue with DG4052EEQ-T1-GE3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG4052EEQ-T1-GE3 part is unused and in its original packaging.
Return procedure for DG4052EEQ-T1-GE3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG4052EEQ-T1-GE3 Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

