My Inquiry
My Account
Vishay Siliconix DG406BDN-E3
- Part No.:
- DG406BDN-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- 28-LCC (J-Lead)
- Datasheet:
-
DG406BDN-E3.pdf
- Description:
- IC MUX 16:1 60OHM 28PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:4,556
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG406BDN-E3 from Vishay Siliconix is a 16-channel single-ended CMOS analog multiplexer with TTL-compatible control inputs, 45 Ω on-resistance, 115 ns transition time, and ±20 V dual-supply operation. It routes one of sixteen analog inputs to a common output under 4-bit binary address control and supports break-before-make switching for signal integrity in data acquisition systems.
For engineers reviewing the DG406BDN-E3 datasheet, DG406BDN-E3 pinout, DG406BDN-E3 application, or DG406BDN-E3 equivalent, this device is selected for high-accuracy, low-glitch analog signal routing where channel count, low charge injection (11 pC), and rail-to-rail analog voltage handling (±15 V) are critical design requirements.
Technical Context
The DG406BDN-E3 implements a silicon-gate CMOS architecture with epitaxial latchup protection and operates across ±5 V to ±20 V dual supplies or 5 V to 40 V single supply. Its decoder/driver block interprets A0–A3 and EN signals to activate exactly one of 16 source-to-drain paths with break-before-make timing (39 ns min at 25 °C).
All 16 Sx terminals serve as bidirectional analog switches; D is the common drain/output; V+, V−, and GND establish bias rails; and NC pins are internally unconnected. The device guarantees <0.5 nA off-leakage and −86 dB off-isolation at 1 MHz, validated over −40 °C to +85 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channel configuration | 16:1 single-ended analog multiplexer - selects one input from sixteen to common output |
| On-resistance (RDS(on)) | 45 Ω typical at ±15 V - enables low-insertion-loss signal routing with minimal gain error |
| Transition time (tTRANS) | 115 ns typical - supports >5 MHz analog switching without significant settling delay |
| Charge injection (Q) | 11 pC typical - limits voltage glitch on sampled-hold nodes during channel switching |
| Analog signal range | ±15 V with ±15 V supplies - accommodates full-rail bipolar sensor or DAC outputs |
| Supply voltage range | ±5 V to ±20 V dual or 5 V to 40 V single - allows flexible power architecture in portable and industrial systems |
| Off-isolation (OIRR) | −86 dB at 1 MHz - suppresses crosstalk between inactive channels in dense multiplexed systems |
| Enable function (EN) | Active-high TTL-compatible - resets all switches to off state for stacking or system-level power gating |
Pinout & Package
Package: 28-pin PLCC (Plastic Leaded Chip Carrier), body size 12.57 mm × 12.57 mm, lead pitch 1.27 mm, RoHS-compliant lead (Pb)-free finish per -E3 suffix.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16 | S1–S16 | 16 analog source inputs - bidirectional, rail-to-rail capable, each independently selectable |
| 17 | D | Common drain/output terminal - connects to selected Sx channel; serves as analog output node |
| 18 | GND | Ground reference - required for logic level translation and substrate biasing |
| 19, 20, 21, 22 | A0–A3 | 4-bit binary address inputs - determine which Sx channel connects to D (LSB to MSB order) |
| 23 | EN | Enable input - high = normal operation; low = all switches forced open (reset state) |
| 24 | V− | Negative supply rail - establishes lower analog voltage limit; supports up to −20 V |
| 25, 26, 27, 28 | NC | No-connect - internally unconnected; must be left floating or tied to GND per layout guidelines |
| 28 (corner) | V+ | Positive supply rail - establishes upper analog voltage limit; supports up to +20 V |
Key Features
| Feature | Design Value |
|---|---|
| Low on-resistance matching | ΔRDS(on) ≤ 5% - ensures consistent gain and offset across all 16 channels in precision measurement |
| Break-before-make switching | Minimum 39 ns open interval - prevents momentary shorting between analog sources during address changes |
| TTL-compatible control inputs | VIL ≤ 0.8 V, VIH ≥ 2.4 V - interfaces directly with microcontrollers and FPGAs without level shifters |
| Latchup immunity | Epitaxial layer process - eliminates risk of destructive latchup under transient overvoltage or ESD stress |
| Rail-to-rail analog capability | Operates with signals from V− to V+ - preserves full dynamic range of ±15 V sensors and DACs |
| Low power consumption | 23 μA I+ typical at room temperature - extends battery life in portable instrumentation |
Applications
| Data Acquisition Systems | Medical Instrumentation |
|---|---|
Use Scenario: Multiplexing 16 thermocouple or strain gauge sensor outputs into a single ADC channel for sequential sampling. IC Role / Device Role / Timing Role: Analog front-end signal selector enabling cost-effective channel expansion without additional ADCs. Use Value: 45 Ω RDS(on) and 11 pC charge injection minimize measurement error and settling time per channel. |
Use Scenario: Routing ECG electrode signals to differential amplifiers in multi-lead patient monitors. IC Role / Device Role / Timing Role: High-isolation (−86 dB) analog switch preventing cross-talk between biopotential channels. Use Value: ±15 V analog range and <0.5 nA leakage ensure accurate DC-coupled biosignal fidelity. |
| Audio Signal Routing | Battery-Powered Test Equipment |
Use Scenario: Selecting among 16 line-level audio inputs in professional mixing consoles or studio interfaces. IC Role / Device Role / Timing Role: Low-distortion analog path with fast 115 ns transition supporting wideband audio bandwidth. Use Value: 114 pF drain-on capacitance and low RDS(on) preserve frequency response up to 20 kHz. |
Use Scenario: Configuring programmable gain and signal path in handheld multimeters or portable oscilloscopes. IC Role / Device Role / Timing Role: Low-power (23 μA) multiplexer enabling long runtime on coin-cell or Li-ion batteries. Use Value: Single-supply operation down to 5 V and rail-to-rail analog swing maximize usable battery voltage range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4617CSE+ | 16:1 single-ended, 60 Ω RDS(on), 100 ns tTRANS, ±15 V max supply, SO-16 package | Lower channel count density; no PLCC option; higher on-resistance increases gain error | Select when SO-16 footprint and faster switching outweigh need for 28-pin PLCC mechanical robustness |
| ADG406BRUZ | 16:1 single-ended, 75 Ω RDS(on), 150 ns tTRANS, ±15 V max supply, TSSOP-28 package | Higher on-resistance and slower switching; TSSOP requires finer-pitch PCB assembly | Select when RoHS-compliant TSSOP packaging and ADI ecosystem integration are prioritized over speed and resistance |
Compared with MAX4617CSE+ and ADG406BRUZ, the DG406BDN-E3 delivers superior on-resistance (45 Ω vs. 60/75 Ω) and isolation (−86 dB), making it optimal for high-precision, multi-channel analog systems where signal integrity and thermal stability across −40 °C to +85 °C are non-negotiable.
Availability
DG406BDN-E3 is available at Aetrix Electronics and suitable for data acquisition systems, medical instrumentation, audio routing, and battery-powered test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for DG406BDN-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix designs high-performance analog and discrete semiconductors using advanced silicon-gate CMOS processes, with emphasis on reliability, precision, and ruggedness for industrial and medical applications.
The DG406BDN-E3 belongs to Vishay's high-voltage analog switch product line, engineered specifically for precision multiplexing in environments demanding low leakage, rail-to-rail operation, and latchup immunity.
FAQ
What is the maximum analog signal voltage range supported by the DG406BDN-E3?
The DG406BDN-E3 supports an analog signal range from V− to V+, with absolute maximum ratings of ±20 V dual supply. When operated at ±15 V supplies, the guaranteed analog signal range is ±15 V - enabling direct interface with industrial sensors and bipolar DACs without external level shifting. This rail-to-rail capability is confirmed in the "Analog signal range" specification table on page 3 of the Vishay datasheet (Doc #72552, Rev. E).
Does the DG406BDN-E3 require external pull-up resistors on its address or enable pins?
No, the DG406BDN-E3 does not require external pull-up resistors on A0–A3 or EN. Its digital inputs are TTL-compatible with guaranteed logic thresholds (VIL ≤ 0.8 V, VIH ≥ 2.4 V) and low input current (±1 μA max), allowing direct connection to microcontroller GPIOs or FPGA outputs. This is specified in the "Digital Control" section of the datasheet under VINL/VINH and IAH/IAL parameters.
Can the DG406BDN-E3 operate from a single 12 V supply?
Yes, the DG406BDN-E3 supports single-supply operation from 5 V to 40 V. At V+ = 12 V and V− = GND, it delivers 78 Ω typical RDS(on), 130 ns transition time, and maintains full 0–12 V analog signal range - verified in the "SPECIFICATIONS (single supply)" table on page 5 of the datasheet. This makes it suitable for automotive and industrial 12 V systems.
What is the purpose of the NC pins on the DG406BDN-E3 PLCC package?
The four NC (no-connect) pins on the DG406BDN-E3 PLCC package (pins 25–28, excluding V+) are internally unconnected and must remain floating or be tied to GND per Vishay's layout recommendations. They serve mechanical and thermal roles - improving solder joint reliability and heat dissipation - but carry no electrical function. This is documented in the "FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION" section and package drawings (Doc #71243).
How does the break-before-make timing prevent signal corruption in the DG406BDN-E3?
The DG406BDN-E3 guarantees a minimum 39 ns break-before-make interval (tOPEN) between channel transitions, ensuring that the previously selected Sx channel fully disconnects before the next channel closes. This prevents momentary shorting between two analog sources - critical in applications like sensor multiplexing where source impedance mismatch could cause measurement errors or damage. Verified in Figure 4 and Table on page 4 of the datasheet.
DG406BDN-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Last Time Buy
- Switch Circuit:
- -
- Multiplexer/Demultiplexer Circuit:
- 16:1
- Number of Circuits:
- 1
- On-State Resistance (Max):
- 60Ohm
- Channel-to-Channel Matching (ΔRon):
- 3Ohm
- Voltage - Supply, Single (V+):
- 7.5V ~ 44V
- Voltage - Supply, Dual (V±):
- ±5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 107ns, 88ns
- -3db Bandwidth:
- -
- Charge Injection:
- 11pC
- Channel Capacitance (CS(off), CD(off)):
- 6pF, 108pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-PLCC (11.51x11.51)
DG406BDN-E3 FAQ
1.How can I place an order for DG406BDN-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG406BDN-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG406BDN-E3 reliable?
The price and inventory of DG406BDN-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG406BDN-E3 is usually 5 days.
3.What payment methods are accepted for DG406BDN-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG406BDN-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG406BDN-E3?
DG406BDN-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG406BDN-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG406BDN-E3?
For technical support, including DG406BDN-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG406BDN-E3 requirements.
6.How does Aetrix verify that DG406BDN-E3 is sourced from the original manufacturer or authorized distributors?
All DG406BDN-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG406BDN-E3 meets industry standards.
7.What is the process for return or replacement of DG406BDN-E3?
All DG406BDN-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG406BDN-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG406BDN-E3 part is unused and in its original packaging.
Return procedure for DG406BDN-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG406BDN-E3 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
