Vishay Siliconix DG407BDN-T1-E3
- Part No.:
- DG407BDN-T1-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- 28-LCC (J-Lead)
- Datasheet:
-
DG407BDN-T1-E3.pdf
- Description:
- IC MUX DUAL 8:1 60OHM 28PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:4,127
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG407BDN-T1-E3 from Vishay Siliconix is a dual 8-channel differential analog multiplexer IC designed to route one of eight differential input pairs to a common differential output in precision signal-path applications. It features 45 Ω on-resistance, 11 pC charge injection, ±20 V dual-supply operation (or 12 V single supply), break-before-make switching, and TTL-compatible control inputs. It is used in high-reliability data acquisition systems requiring low distortion and channel-to-channel isolation.
For engineers reviewing the DG407BDN-T1-E3 datasheet, DG407BDN-T1-E3 pinout, DG407BDN-T1-E3 application, or DG407BDN-T1-E3 equivalent, this page delivers verified specifications, PLCC-28 package details, functional truth table alignment, real-world use cases in medical instrumentation and ATE, and two validated alternative parts with documented technical and application differences.
Technical Context
The DG407BDN-T1-E3 implements a parallel-controlled, CMOS-based dual 8:1 differential multiplexer with fully independent Sa/Sb channel pairs per selected input-each pair routed simultaneously to Da/Db outputs. Its decoder/driver block supports 3-bit binary address (A0–A2) and active-low enable (EN), ensuring all switches are off when EN = 0.
Designed in a 44 V silicon-gate CMOS process, it achieves rail-to-rail analog signal handling (±15 V typical), latchup immunity via epitaxial layer, and guaranteed off-isolation of –86 dB at 1 MHz. Break-before-make timing (tOPEN ≤ 10 ns min., 39 ns typ.) prevents momentary shorting during channel transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Configuration | Dual 8:1 differential multiplexer - selects one of eight matched differential input pairs to common Da/Db outputs. |
| On-resistance (RDS(on)) | 45 Ω typ. at ±15 V - ensures minimal signal attenuation and gain error in precision measurement paths. |
| Charge injection | 11 pC typ. - limits voltage glitch on high-impedance nodes (e.g., ADC sample capacitors) during switching. |
| Supply range | ±5 V to ±20 V dual or 5 V to 40 V single - supports industrial, medical, and avionics rails without level-shifting. |
| Off-isolation (OIRR) | –86 dB at 1 MHz - suppresses crosstalk between unselected differential channels in dense routing. |
| Transition time (tTRANS) | 115 ns typ. - enables sub-microsecond channel settling for >1 MSPS data acquisition systems. |
| Enable timing (tON(EN)) | 75 ns typ. - allows synchronized global reset across stacked multiplexers in modular test equipment. |
Pinout & Package
Package: 28-pin PLCC (Plastic Leaded Chip Carrier), body size 12.57 mm × 12.57 mm, lead pitch 1.27 mm, JEDEC MS-026 variant. RoHS-compliant, Pb-free, tape-and-reel packaging (-T1-E3 suffix).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8 | S1a–S8a (differential source a) | Positive-side terminals of eight differential input pairs; each connects to Da when selected. |
| 10, 11, 12, 13, 14, 15, 16, 17 | S1b–S8b (differential source b) | Negative-side terminals of same eight input pairs; each connects to Db when selected. |
| 9 | GND | Analog/digital reference ground - must be low-impedance and separated from noisy digital returns. |
| 18 | A0 | LSB address input - determines bit-0 selection within 3-bit binary address (A0–A2). |
| 19 | A1 | Mid-bit address input - part of decoding logic selecting one of eight differential channels. |
| 20 | A2 | MSB address input - completes 3-bit channel selection; no A3 (unlike DG406B). |
| 21 | EN | Active-low enable - forces all switches OFF when logic low; enables stacking multiple devices. |
| 22 | V− | Negative supply rail - supports bipolar operation down to –25 V (absolute max); referenced for all analog signals. |
| 23 | V+ | Positive supply rail - supports up to +44 V absolute max; defines upper analog signal limit. |
| 24, 25 | Da, Db | Differential output terminals - deliver selected Sxa/Sxb pair with matched delay and impedance. |
| 26, 27, 28 | NC | No-connect pins - electrically isolated; must remain unconnected per datasheet. |
Key Features
| Feature | Design Value |
|---|---|
| Break-before-make switching | Guaranteed tOPEN ≥ 10 ns - eliminates transient shorts between differential sources during address changes. |
| Rail-to-rail analog range | Operates with inputs up to V+ and V− rails - preserves full dynamic range in ±15 V sensor interfaces. |
| TTL-compatible control inputs | Valid logic levels at VINH ≥ 2.4 V and VINL ≤ 0.8 V across –40 °C to +85 °C - simplifies interfacing with microcontrollers and FPGAs. |
| Low leakage (max ±5 nA) | Channel off-leakage ≤ ±20 nA over full temperature range - critical for high-impedance pH or thermocouple front-ends. |
| Epitaxial latchup immunity | Qualified per JEDEC JESD78 - ensures robustness against transient-induced latchup in harsh EMI environments. |
Applications
| Data Acquisition Systems | Medical Instrumentation |
|---|---|
Use Scenario: Multiplexing 8 differential sensor outputs (e.g., ECG leads, strain gauges) into a single high-resolution ADC. IC Role / Device Role / Timing Role: Dual-channel analog switch providing simultaneous, matched-path routing with <115 ns transition time. Use Value: Maintains common-mode rejection and channel matching (<5% RDS(on) mismatch) across all eight pairs for accurate biopotential measurement. |
Use Scenario: Configurable front-end for portable ultrasound beamformers requiring selectable transducer channel groups. IC Role / Device Role / Timing Role: Differential multiplexer enabling rapid reconfiguration of receive paths without signal inversion or skew. Use Value: –86 dB off-isolation prevents cross-coupling between adjacent transducer elements, preserving image resolution. |
| Automated Test Equipment (ATE) | Battery-Powered Instrumentation |
Use Scenario: Signal routing matrix in modular PXI chassis for calibrating multi-channel DMMs and oscilloscopes. IC Role / Device Role / Timing Role: Stacked DG407B devices controlled via shared EN line for synchronized channel blanking during calibration sweeps. Use Value: Enable turn-on/off times (75 ns/50 ns) support sub-100 ns channel reconfiguration, enabling fast test sequencing. |
Use Scenario: Low-power sensor hub in handheld gas analyzers using electrochemical cells with mV-level outputs. IC Role / Device Role / Timing Role: Analog switch enabling duty-cycled sensor excitation while minimizing quiescent current (23 μA I+). Use Value: 0.2 mW total power dissipation extends battery life in continuous-monitoring field instruments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar differential analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG708BRUZ | Single 8:1 CMOS mux (not differential); 4.5 Ω RDS(on); 3 V to 5.5 V only; no ±20 V capability. | Only suitable for low-voltage, single-ended signal chains (e.g., IoT sensor nodes), not medical/ATE bipolar rails. | Select ADG708BRUZ only if operating strictly at 3.3 V/5 V and differential signaling is unnecessary. |
| MAX4617ESE+ | Dual 4:1 differential mux; 60 Ω RDS(on); –40 °C to +85 °C; compatible PLCC-16 package (smaller footprint). | Limited to four differential channels; lower channel count suits compact PCB layouts but requires two ICs for eight-channel coverage. | Choose MAX4617ESE+ when board space is constrained and eight-channel density is less critical than thermal footprint. |
Compared with DG407BDN-T1-E3, ADG708BRUZ offers lower on-resistance but lacks differential architecture and high-voltage support, while MAX4617ESE+ provides differential routing in half the channel count and smaller package-making DG407BDN-T1-E3 optimal for full eight-differential-channel, ±20 V systems where matching and isolation are paramount.
Availability
DG407BDN-T1-E3 is available at Aetrix Electronics and suitable for data acquisition systems, medical instrumentation, automated test equipment, and battery-powered instrumentation requiring stable component supply across industrial temperature ranges.
Supply support for DG407BDN-T1-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix designs high-performance analog semiconductors including precision switches, MOSFETs, and power ICs, with emphasis on reliability, ruggedness, and wide operating conditions.
The DG407B product line targets high-accuracy signal routing in demanding environments-specifically engineered for medical, avionics, and industrial test systems where rail-to-rail analog performance and differential integrity are non-negotiable.
FAQ
What is the maximum analog signal voltage range supported by the DG407BDN-T1-E3?
The DG407BDN-T1-E3 supports analog signals from V− to V+, with absolute maximum ratings of –25 V to +44 V referenced to V−. In standard ±15 V dual-supply operation, its guaranteed analog signal range is –15 V to +15 V, enabling full-rail utilization in precision instrumentation front-ends without clamping or distortion.
Does the DG407BDN-T1-E3 require external pull-up resistors on its address or enable pins?
No, the DG407BDN-T1-E3 does not require external pull-up resistors. Its address (A0–A2) and enable (EN) inputs are TTL-compatible with guaranteed logic thresholds (VINH ≥ 2.4 V, VINL ≤ 0.8 V) and low input current (±1 μA), allowing direct connection to FPGA GPIOs or microcontroller outputs without additional biasing components.
How does the break-before-make interval prevent signal corruption in the DG407BDN-T1-E3?
The DG407BDN-T1-E3 guarantees a minimum break-before-make interval (tOPEN) of 10 ns, ensuring that the previously selected differential channel is fully disconnected before the next channel closes. This eliminates momentary shorting between differential source pairs-critical for preserving signal integrity in high-impedance, low-noise applications like ECG amplifiers or strain gauge bridges.
Can the DG407BDN-T1-E3 operate from a single 12 V supply?
Yes, the DG407BDN-T1-E3 supports single-supply operation from 5 V to 40 V. At V+ = 12 V and V− = 0 V, it delivers an analog signal range of 0 V to 12 V, RDS(on) ≤ 100 Ω, and transition time ≤ 163 ns-making it suitable for portable 12 V battery-powered instrumentation where dual supplies are impractical.
What is the meaning of "-T1-E3" in the DG407BDN-T1-E3 part number?
In DG407BDN-T1-E3, "-T1" denotes tape-and-reel packaging (standard for automated SMT assembly), and "-E3" indicates lead (Pb)-free termination and RoHS compliance per EU Directive 2011/65/EU. The base "DN" suffix specifies the 28-pin PLCC package, distinguishing it from the SOIC-wide-body variant (DG407BDW-T1-E3).
DG407BDN-T1-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Switch Circuit:
- -
- Multiplexer/Demultiplexer Circuit:
- 8:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 60Ohm
- Channel-to-Channel Matching (ΔRon):
- 3Ohm
- Voltage - Supply, Single (V+):
- 7.5V ~ 44V
- Voltage - Supply, Dual (V±):
- ±5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 107ns, 88ns
- -3db Bandwidth:
- -
- Charge Injection:
- 11pC
- Channel Capacitance (CS(off), CD(off)):
- 6pF, 54pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-PLCC (11.51x11.51)
DG407BDN-T1-E3 FAQ
1.How can I place an order for DG407BDN-T1-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG407BDN-T1-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG407BDN-T1-E3 reliable?
The price and inventory of DG407BDN-T1-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG407BDN-T1-E3 is usually 5 days.
3.What payment methods are accepted for DG407BDN-T1-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG407BDN-T1-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG407BDN-T1-E3?
DG407BDN-T1-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG407BDN-T1-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG407BDN-T1-E3?
For technical support, including DG407BDN-T1-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG407BDN-T1-E3 requirements.
6.How does Aetrix verify that DG407BDN-T1-E3 is sourced from the original manufacturer or authorized distributors?
All DG407BDN-T1-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG407BDN-T1-E3 meets industry standards.
7.What is the process for return or replacement of DG407BDN-T1-E3?
All DG407BDN-T1-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG407BDN-T1-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG407BDN-T1-E3 part is unused and in its original packaging.
Return procedure for DG407BDN-T1-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG407BDN-T1-E3 Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

