Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Analog Switches, Multiplexers, Demultiplexers

Vishay Siliconix DG407BDW-T1-E3

Name: DG407BDW-T1-E3
Brand: Vishay Siliconix
SKU: DG407BDW-T1-E3
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: DG407BDW-T1-E3

Manufacturer:: Vishay Siliconix

Category:: Analog Switches, Multiplexers, Demultiplexers

Package:: 28-SOIC (0.295", 7.50mm Width)

Datasheet:: DG407BDW-T1-E3.pdf

Description:: IC MUX DUAL 8:1 60OHM 28SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,494

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

DG407BDW-T1-E3 from Vishay Siliconix is a dual 8-channel differential analog multiplexer IC designed to route one of eight differential input pairs to a common differential output in precision signal-path applications. It features 45 Ω on-resistance, 11 pC charge injection, ±20 V dual-supply operation (or 12 V single supply), and break-before-make switching. It is used in high-reliability data acquisition systems requiring low crosstalk and rail-to-rail analog signal handling.

For engineers reviewing the DG407BDW-T1-E3 datasheet, DG407BDW-T1-E3 pinout, DG407BDW-T1-E3 application, or DG407BDW-T1-E3 equivalent, key selection criteria include differential channel count, guaranteed R_DS(on) matching (≤5%), off-isolation (–86 dB at 1 MHz), enable-controlled stacking capability, and SOIC wide-body package compatibility with industrial temperature range (–40 °C to +85 °C).

Technical Context

The DG407BDW-T1-E3 implements a parallel-addressed, CMOS-based decoder/driver architecture with level-shifted control logic for TTL-compatible inputs across –40 °C to +85 °C. Its internal epitaxial layer prevents latchup, and its 44 V absolute maximum rating enables robust operation with ±20 V supplies or 12 V single supply.

Each of the eight differential channels conducts bidirectionally with matched on-resistance (ΔR_DS(on) ≤5%) and exhibits symmetrical off-leakage (±20 nA max at full temperature range). Break-before-make timing (t_OPEN ≥21 ns) ensures no momentary shorting between differential inputs during channel transitions.

Key Specifications

Parameter	Value and Actual Design Meaning
Analog configuration	Dual 8:1 differential multiplexer - selects one of eight differential input pairs to shared differential output
R_DS(on)	45 Ω typical (±10 V, –10 mA); enables <1 LSB error in 12-bit systems with 1 kΩ source impedance
Charge injection	11 pC typical - limits voltage glitch to <12 mV on 1 nF load, critical for sample-and-hold stability
Off-isolation (OIRR)	–86 dB at 1 MHz - suppresses crosstalk between inactive differential channels in dense routing
Supply range	±5 V to ±20 V dual or 5 V to 40 V single - supports legacy ±15 V instrumentation and modern low-voltage battery systems
Enable function	Active-high EN resets all switches to OFF state - allows cascading multiple DG407B devices without signal contention
Transition time	115 ns typical (±15 V) - supports >3 MHz multiplexed sampling in high-speed DAQ front-ends

Pinout & Package

Package: 28-pin wide-body SOIC (SO-28W), 15.4 mm × 7.6 mm body, 1.27 mm pitch, RoHS-compliant lead (Pb)-free finish (-E3), tape-and-reel packaging (-T1).

Pin	Circuit Role	Design Meaning
1, 2, 3, 4, 5, 6, 7, 8	S1a–S8a (positive-side differential inputs)	Eight analog input terminals for the "a" side of differential pairs; each connects to D when selected
9, 10, 11, 12, 13, 14, 15, 16	S1b–S8b (negative-side differential inputs)	Corresponding complement inputs for S1a–S8a; maintains common-mode rejection when paired
17	A0	LSB address bit for 3-bit binary decoding (A0–A2) selecting one of eight differential channels
18	A1	Middle address bit; combined with A0 and A2, determines active differential pair
19	A2	MSB address bit; completes 3-bit channel selection vector
20	EN	Enable input: logic high activates decoding; logic low forces all switches OFF regardless of address
21	GND	Analog/digital ground reference - must be low-impedance node for leakage and noise control
22	V−	Negative supply rail - sets lower bound of analog signal range; supports rail-to-rail operation down to V−
23, 24	Da, Db	Differential output terminals - Da carries inverted signal relative to Db; both swing symmetrically about GND
25	V+	Positive supply rail - sets upper bound of analog signal range; supports up to +20 V
26, 27, 28	NC	No-connect pins - left unconnected per datasheet; not internally bonded

Key Features

Feature	Design Value
Bidirectional conduction	Equal on-resistance and leakage in either direction - preserves signal integrity for AC-coupled or bidirectional sensor interfaces
Break-before-make switching	t_OPEN ≥21 ns minimum - eliminates transient shorts between differential inputs during channel changes
TTL-compatible control	V_INH ≥2.4 V, V_INL ≤0.8 V over full temperature range - interoperates directly with microcontrollers and FPGAs without level shifters
Rail-to-rail analog range	V_ANALOG = –15 V to +15 V (dual) or 0 V to +12 V (single) - captures full dynamic range of industrial sensors and DAC outputs
Latchup immunity	Epitaxial CMOS process - withstands I/O overvoltage events without destructive latchup per JEDEC JESD78

Applications

Data Acquisition Systems	Medical Instrumentation
Use Scenario: Multiplexing ECG electrode pairs into a single high-resolution ADC path while maintaining common-mode rejection. IC Role / Device Role / Timing Role: Differential analog multiplexer routing eight patient lead combinations to isolated front-end amplifier/ADC. Use Value: 45 Ω R_DS(on) matching ensures balanced gain across leads; –86 dB off-isolation prevents cross-talk between cardiac waveforms.	Use Scenario: Selecting among multiple calibrated pressure transducer outputs in portable infusion pumps. IC Role / Device Role / Timing Role: Low-charge-injection (11 pC) switch enabling precise zero-offset calibration cycles without hold capacitor disturbance. Use Value: Enables sub-mV offset correction accuracy; ±20 V supply support accommodates transducer excitation and signal conditioning rails.
Avionics Signal Routing	Battery-Powered Test Equipment
Use Scenario: Switching ARINC 429 receiver inputs between redundant flight control sensors in real-time. IC Role / Device Role / Timing Role: High-reliability differential multiplexer with enable-controlled reset for fault-tolerant channel arbitration. Use Value: EN pin allows safe reconfiguration under flight software control; 115 ns transition time meets 1 MHz bus update requirements.	Use Scenario: Configuring multi-range voltage/current measurement paths in handheld multimeters. IC Role / Device Role / Timing Role: Low-power (0.2 mW typical) analog switch enabling >100-hour battery life with frequent range changes. Use Value: 23 μA supply current at room temperature minimizes quiescent drain; single-supply operation simplifies power architecture.

Data Acquisition Systems

Medical Instrumentation

Use Scenario: Multiplexing ECG electrode pairs into a single high-resolution ADC path while maintaining common-mode rejection.

IC Role / Device Role / Timing Role: Differential analog multiplexer routing eight patient lead combinations to isolated front-end amplifier/ADC.

Use Value: 45 Ω R_DS(on) matching ensures balanced gain across leads; –86 dB off-isolation prevents cross-talk between cardiac waveforms.

Use Scenario: Selecting among multiple calibrated pressure transducer outputs in portable infusion pumps.

IC Role / Device Role / Timing Role: Low-charge-injection (11 pC) switch enabling precise zero-offset calibration cycles without hold capacitor disturbance.

Use Value: Enables sub-mV offset correction accuracy; ±20 V supply support accommodates transducer excitation and signal conditioning rails.

Avionics Signal Routing

Battery-Powered Test Equipment

Use Scenario: Switching ARINC 429 receiver inputs between redundant flight control sensors in real-time.

IC Role / Device Role / Timing Role: High-reliability differential multiplexer with enable-controlled reset for fault-tolerant channel arbitration.

Use Value: EN pin allows safe reconfiguration under flight software control; 115 ns transition time meets 1 MHz bus update requirements.

Use Scenario: Configuring multi-range voltage/current measurement paths in handheld multimeters.

IC Role / Device Role / Timing Role: Low-power (0.2 mW typical) analog switch enabling >100-hour battery life with frequent range changes.

Use Value: 23 μA supply current at room temperature minimizes quiescent drain; single-supply operation simplifies power architecture.

Equivalent & Alternatives

The following parts are listed as comparable options for similar differential analog multiplexer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX4677ETJ+	Single 8:1 differential mux; 65 Ω R_DS(on); 15 pC charge injection; 10 MHz –3 dB bandwidth	Higher on-resistance and charge injection reduce DC accuracy and settling speed vs. DG407BDW-T1-E3	Select when higher bandwidth is prioritized over precision; verify layout for thermal drift in 32-pin TQFN
ADG5208BRUZ	8:1 differential mux; 110 Ω R_DS(on); 20 pC charge injection; ±22 V supply; 16-bit compatible	Higher R_DS(on) increases gain error in precision gain stages; larger package (20-lead TSSOP)	Prefer for ultra-high-voltage tolerance (>±20 V); avoid where <50 Ω on-resistance is required for 12-bit+ linearity

Compared with MAX4677ETJ+ and ADG5208BRUZ, DG407BDW-T1-E3 delivers superior DC precision (45 Ω, 11 pC) and tighter R_DS(on) matching (≤5%)-critical for multi-channel calibration and medical-grade signal fidelity-while maintaining identical 28-pin SOIC footprint and enable functionality.

Availability

DG407BDW-T1-E3 is available at Aetrix Electronics and suitable for data acquisition systems, medical instrumentation, avionics signal routing, and battery-powered test equipment requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant manufacturing.

Supply support for DG407BDW-T1-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Vishay Siliconix designs high-performance analog switches, MOSFETs, and discrete semiconductors using advanced silicon-gate CMOS processes, with emphasis on reliability, precision, and ruggedness for industrial and aerospace applications.

The DG407B product line targets high-fidelity analog signal routing in harsh environments, delivering rail-to-rail operation, latchup immunity, and guaranteed parameter matching across temperature for mission-critical instrumentation.

FAQ

What is the maximum supply voltage rating for DG407BDW-T1-E3?

The DG407BDW-T1-E3 has an absolute maximum V+ to V− rating of 44 V, allowing safe operation with ±20 V dual supplies or up to 40 V single supply. Operation beyond these limits risks permanent damage, and derating is required above 75 °C per datasheet note d.

Does DG407BDW-T1-E3 support single-supply operation?

Yes, DG407BDW-T1-E3 supports single-supply operation from 5 V to 40 V. At V+ = 12 V and V− = GND, it guarantees analog signal range from 0 V to 12 V, R_DS(on) ≤100 Ω, and transition time ≤163 ns - validated in the "SPECIFICATIONS (single supply)" section of the datasheet.

How does the enable (EN) pin function in DG407BDW-T1-E3?

The EN pin is active-high: when logic high, the device decodes A0–A2 to select one differential channel; when logic low, all internal switches are forced OFF regardless of address inputs. This enables safe stacking of multiple DG407BDW-T1-E3 devices on shared Da/Db lines without contention.

What is the guaranteed R_DS(on) matching between channels for DG407BDW-T1-E3?

DG407BDW-T1-E3 guarantees ΔR_DS(on) ≤5% across all eight differential channels at room temperature, defined as R_DS(on) max minus R_DS(on) min. This matching holds over the full –40 °C to +85 °C range and ensures consistent gain and offset in multi-channel calibration systems.

Is DG407BDW-T1-E3 pin-compatible with DG406BDW-T1-E3?

No, DG407BDW-T1-E3 is not pin-compatible with DG406BDW-T1-E3. While both use 28-pin wide-body SOIC packages, DG406B has sixteen single-ended inputs (S1–S16) and one output (D), whereas DG407B has eight differential input pairs (S1a/S1b–S8a/S8b) and two outputs (Da/Db) - pin functions and assignments differ completely.

DG407BDW-T1-E3 Specifications

Product attributes: Attribute value

Manufacturer:: Vishay Siliconix

Series:: -

Packaging:: Tape & Reel (TR)

Product Status:: Active

Switch Circuit:: -

Multiplexer/Demultiplexer Circuit:: 8:1

Number of Circuits:: 2

On-State Resistance (Max):: 60Ohm

Channel-to-Channel Matching (ΔRon):: 3Ohm

Voltage - Supply, Single (V+):: 7.5V ~ 44V

Voltage - Supply, Dual (V±):: ±5V ~ 20V

Switch Time (Ton, Toff) (Max):: 107ns, 88ns

-3db Bandwidth:: -

Charge Injection:: 11pC

Channel Capacitance (CS(off), CD(off)):: 6pF, 54pF

Current - Leakage (IS(off)) (Max):: 500pA

Crosstalk:: -

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 28-SOIC

DG407BDW-T1-E3 FAQ

1.How can I place an order for DG407BDW-T1-E3 through Aetrix?

Please submit a Request for Quotation (RFQ) for DG407BDW-T1-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for DG407BDW-T1-E3 reliable?

The price and inventory of DG407BDW-T1-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG407BDW-T1-E3 is usually 5 days.

3.What payment methods are accepted for DG407BDW-T1-E3?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG407BDW-T1-E3 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for DG407BDW-T1-E3?

DG407BDW-T1-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your DG407BDW-T1-E3 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for DG407BDW-T1-E3?

For technical support, including DG407BDW-T1-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG407BDW-T1-E3 requirements.

6.How does Aetrix verify that DG407BDW-T1-E3 is sourced from the original manufacturer or authorized distributors?

All DG407BDW-T1-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG407BDW-T1-E3 meets industry standards.

7.What is the process for return or replacement of DG407BDW-T1-E3?

All DG407BDW-T1-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG407BDW-T1-E3, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The DG407BDW-T1-E3 part is unused and in its original packaging.

Return procedure for DG407BDW-T1-E3:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-11 Comparator Circuit: Voltage Thresholds, Op-Amp Differences, LM393 and Practical Design

Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …