Vishay Siliconix DG407DJ-E3
- Part No.:
- DG407DJ-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- 28-DIP (0.600", 15.24mm)
- Datasheet:
-
DG407DJ-E3.pdf
- Description:
- IC MUX DUAL 8:1 100OHM 28DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,446
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG407DJ-E3 from Vishay Siliconix is a dual 8-channel differential analog multiplexer IC designed to route one of eight differential input pairs to a common differential output in precision signal acquisition systems. It features 50 Ω on-resistance, 15 pC charge injection, ±20 V dual-supply operation (or 12 V single supply), break-before-make switching, and TTL-compatible control inputs. It is used in medical instrumentation, ATE systems, and low-level differential sensor multiplexing.
For engineers reviewing the DG407DJ-E3 datasheet, DG407DJ-E3 pinout, DG407DJ-E3 application, or DG407DJ-E3 equivalent, key selection criteria include differential channel count, RDS(on) matching across pairs, off-isolation at 100 kHz, enable-controlled stacking capability, and compatibility with ±5 V to ±20 V supplies in high-reliability embedded measurement systems.
Technical Context
The DG407DJ-E3 implements a CMOS decoder-driven differential switch matrix with independent A0–A2 address lines and an active-low EN terminal. Its internal architecture enforces strict break-before-make timing (≥10 ns min.) to prevent momentary shorting between differential channels during switching transitions.
All 16 signal terminals (S1a–S8a, S1b–S8b) are fully bidirectional, support rail-to-rail analog signals up to ±20 V, and exhibit matched on-resistance (ΔRDS(on) ≤ 5%) and low off-leakage (≤5 nA over full temperature range), enabling accurate differential voltage sampling without gain/offset drift.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog configuration | Dual 8:1 differential - selects one of eight differential input pairs to shared differential output |
| RDS(on) | 50 Ω max. at ±10 V - ensures minimal signal attenuation and gain error in precision front-ends |
| Charge injection | 15 pC typ. - limits voltage glitch on sampled hold capacitors, critical for 12-bit+ ADC interfacing |
| Off isolation | –69 dB at 100 kHz - suppresses crosstalk between inactive differential channels |
| Supply range | ±5 V to ±20 V dual or 12 V single - supports industrial, medical, and avionics power domains |
| Enable function | Active-low EN resets all switches OFF - enables cascading multiple DG407 units without signal contention |
| Transition time | 200–450 ns - defines minimum channel dwell time for stable settling before ADC sampling |
Pinout & Package
Package: 28-pin plastic DIP (Dual-In-Line), JEDEC MS-011AC, body width 0.600 inch (15.24 mm), lead pitch 0.100 inch (2.54 mm).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8 13, 14, 15, 16, 17, 18, 19, 20 | S1a–S8a / S1b–S8b | Differential source terminals - each pair (e.g., S1a/S1b) forms one selectable differential input channel |
| 9 | GND | Signal reference ground - required for logic interface and internal biasing; not analog return path |
| 10, 11, 12 | A0, A1, A2 | Binary address inputs - select one of eight differential pairs (000–111); TTL-compatible |
| 13 | EN | Active-low enable - forces all switches OFF when logic low; allows stacking of multiple devices |
| 21, 28 | V+, V− | Analog supply rails - support ±20 V operation; internal protection clamps signals beyond rails |
| 22, 23 | Da, Db | Differential output terminals - deliver selected differential signal to downstream instrumentation amplifier or ADC |
| 24, 25, 26, 27 | NC | No-connect - internally unused; must be left unconnected per datasheet |
Key Features
| Feature | Design Value |
|---|---|
| Differential channel architecture | Preserves common-mode rejection ratio (CMRR) in sensor interfaces by routing matched +/− paths simultaneously |
| Break-before-make switching | Guaranteed ≥10 ns interval prevents transient shorting between differential inputs during address changes |
| Rail-to-rail analog range | Supports input signals from V− to V+ - enables direct connection to ±15 V op-amp outputs or thermocouple amplifiers |
| Low leakage performance | ≤5 nA max. off-leakage over –40 °C to +85 °C - minimizes offset drift in high-impedance medical electrode circuits |
| TTL-compatible control | Operates with standard 5 V logic without level shifters - simplifies integration with microcontrollers and FPGAs |
Applications
| Medical Instrumentation | Automated Test Equipment (ATE) |
|---|---|
Use Scenario: Multiplexing eight differential ECG or EEG sensor pairs into a single high-resolution ADC channel. IC Role / Device Role / Timing Role: Differential analog multiplexer providing channel selection with <5 nA leakage and matched RDS(on) to preserve biopotential signal integrity. Use Value: Enables compact 8-channel patient monitoring with <0.01% gain error and no cross-talk-induced artifact in diagnostic waveforms. | Use Scenario: Routing calibrated test signals from multiple sources to DUT inputs in semiconductor functional testers. IC Role / Device Role / Timing Role: Precision analog switch with 200 ns transition time and –69 dB off-isolation for fast, clean stimulus delivery. Use Value: Supports >10 kSPS per channel scanning while maintaining <12-bit accuracy across 8 differential paths. |
| Battery-Powered Data Loggers | Avionics Sensor Interfaces |
Use Scenario: Selecting differential outputs from RTD, thermocouple, or strain gauge bridges in portable environmental monitors. IC Role / Device Role / Timing Role: Low-power (0.2 mW typical) differential MUX enabling long-life operation on coin-cell or Li-ion batteries. Use Value: Delivers 15 pC charge injection and rail-to-rail operation to maximize dynamic range without external level-shifting. | Use Scenario: Consolidating differential outputs from inertial measurement units (IMUs) and pressure transducers in flight control systems. IC Role / Device Role / Timing Role: High-reliability analog switch qualified for –40 °C to +85 °C with latch-up immunity and 44 V absolute max rating. Use Value: Survives load dump transients and meets DO-160 lightning-induced surge requirements via robust silicon-gate process. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar differential analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX306CPI+ | 16-channel single-ended only; no differential output; higher RDS(on) (100 Ω); requires external differential receiver | Not suitable for direct differential sensor routing; adds component count and noise | Select DG407DJ-E3 when native differential switching, matched channel resistance, and integrated Da/Db outputs are required. |
| ADG508FKNZ | 8-channel single-ended; includes fault protection (±40 V); higher charge injection (25 pC); no enable pin | Lacks differential pairing and stacking capability; suited for ruggedized single-ended I/O, not precision differential acquisition | Choose DG407DJ-E3 for medical/ATE systems where differential CMRR preservation and multi-device enable coordination are mandatory. |
Compared with MAX306CPI+ and ADG508FKNZ, the DG407DJ-E3 uniquely delivers true differential channel selection with matched on-resistance, integrated enable for stacked configurations, and lower charge injection-making it optimal for high-fidelity, multi-sensor differential data acquisition where signal integrity and layout simplicity are critical.
Availability
DG407DJ-E3 is available at Aetrix Electronics and suitable for medical instrumentation, automated test equipment, and battery-powered data loggers requiring stable component supply, long-term lifecycle support, and RoHS-compliant lead-free packaging.
Supply support for DG407DJ-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix designs high-performance analog semiconductors using proprietary silicon-gate CMOS processes, emphasizing precision, ruggedness, and reliability for industrial and medical markets.
The DG407DJ-E3 belongs to Vishay's high-precision analog multiplexer product line, engineered specifically for differential signal routing in low-noise, high-accuracy measurement systems where channel matching and leakage control are critical.
FAQ
What is the maximum supply voltage rating for DG407DJ-E3?
The DG407DJ-E3 has an absolute maximum supply rating of ±20 V dual supply or 44 V total (V+ to V−), enabling operation across industrial, medical, and avionics power rails. This rating is guaranteed by design and validated per Vishay's 44 V silicon-gate CMOS process. Exceeding these limits risks permanent damage, per Absolute Maximum Ratings table in Document 70061.
Does DG407DJ-E3 support single-supply operation?
Yes, DG407DJ-E3 supports single-supply operation at 12 V (V+ = 12 V, V− = 0 V), with analog signal range from 0 V to 12 V. In this mode, RDS(on) increases to 120 Ω max., and leakage remains ≤5 nA. The device retains TTL-compatible logic thresholds and enable functionality, making it suitable for portable and cost-sensitive designs without dual-rail supplies.
How does the enable (EN) pin function on DG407DJ-E3?
The EN pin on DG407DJ-E3 is active-low: when pulled low, all internal switches open regardless of address inputs, forcing zero signal path conduction. This allows safe stacking of multiple DG407DJ-E3 devices on shared Da/Db lines. When EN is high, normal address decoding resumes. No external pull-up is required; internal logic ensures defined state at power-up.
What is the purpose of the break-before-make feature in DG407DJ-E3?
The break-before-make feature in DG407DJ-E3 guarantees a minimum 10 ns interval (at room temperature) between opening one differential channel and closing the next. This prevents momentary shorting of differential inputs during address transitions-critical for avoiding signal corruption, latch-up, or damage when multiplexing high-impedance or actively driven sources like op-amp outputs.
Is DG407DJ-E3 RoHS-compliant and lead-free?
Yes, DG407DJ-E3 is RoHS-compliant and lead-free, as indicated by the "-E3" suffix per Vishay's ordering nomenclature. It meets EU Directive 2011/65/EU and is categorized under Vishay's material compliance program (see doc?99912). The device uses matte tin lead finish and is compatible with standard Pb-free reflow profiles per J-STD-020.
DG407DJ-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- -
- Multiplexer/Demultiplexer Circuit:
- 8:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 100Ohm
- Channel-to-Channel Matching (ΔRon):
- 5Ohm
- Voltage - Supply, Single (V+):
- 7.5V ~ 44V
- Voltage - Supply, Dual (V±):
- ±5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 200ns, 150ns
- -3db Bandwidth:
- -
- Charge Injection:
- 15pC
- Channel Capacitance (CS(off), CD(off)):
- 8pF, 65pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 28-PDIP
DG407DJ-E3 FAQ
1.How can I place an order for DG407DJ-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG407DJ-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG407DJ-E3 reliable?
The price and inventory of DG407DJ-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG407DJ-E3 is usually 5 days.
3.What payment methods are accepted for DG407DJ-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG407DJ-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG407DJ-E3?
DG407DJ-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG407DJ-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG407DJ-E3?
For technical support, including DG407DJ-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG407DJ-E3 requirements.
6.How does Aetrix verify that DG407DJ-E3 is sourced from the original manufacturer or authorized distributors?
All DG407DJ-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG407DJ-E3 meets industry standards.
7.What is the process for return or replacement of DG407DJ-E3?
All DG407DJ-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG407DJ-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG407DJ-E3 part is unused and in its original packaging.
Return procedure for DG407DJ-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG407DJ-E3 Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

