My Inquiry
My Account
Vishay Siliconix DG407DW
- Part No.:
- DG407DW
- Manufacturer:
- Vishay Siliconix
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
DG407DW.pdf
- Description:
- IC MUX DUAL 8:1 100OHM 28SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,376
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG407DW from Vishay Siliconix is a dual 8-channel differential analog multiplexer IC designed to route one of eight differential input pairs to a common differential output in precision signal acquisition systems. It features 50 Ω on-resistance, 15 pC charge injection, ±20 V dual-supply operation (or 12 V single supply), break-before-make switching, and TTL-compatible control logic - enabling high-accuracy, low-glitch differential signal routing in medical instrumentation and ATE.
For engineers reviewing the DG407DW datasheet, DG407DW pinout, DG407DW application, or DG407DW equivalent, this page delivers verified technical context, package-validated pin functions, real-world application mappings, and two confirmed alternative parts with documented functional and application-level differences - all specific to the DG407DW-T1-E3 wide-body SOIC-28 variant.
Technical Context
The DG407DW implements a CMOS-based decoder-driven differential switch matrix with independent Sa/Sb channel pairs per address selection (A0–A2), enabling true differential signal path integrity. Its 44 V absolute maximum rating stems from Vishay's 44 V silicon-gate process, supporting ±5 V to ±20 V dual supplies or 5–44 V single supply operation while preventing latchup via epitaxial isolation.
Break-before-make timing (min. 10 ns, typ. 50 ns) ensures no momentary shorting between differential inputs during channel transitions. The EN pin provides global reset to off-state for stacking multiple DG407DW devices, and all digital inputs meet TTL thresholds (VIL ≤ 0.8 V, VIH ≥ 2.4 V) across –40 °C to +85 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Configuration | Dual 8:1 differential multiplexer - routes one of eight matched Sa/Sb input pairs to Da/Db outputs. |
| On-resistance (RDS(on)) | 50 Ω max. at ±10 V - ensures minimal signal attenuation and gain error in precision measurement paths. |
| Charge injection | 15 pC typ. - limits voltage glitch at output during switching, critical for sample-and-hold accuracy. |
| Supply range | ±5 V to ±20 V dual or 5–44 V single - supports industrial, medical, and battery-powered systems without level-shifting. |
| Transition time (tTRANS) | 200–450 ns - enables sampling rates up to ~694 kHz for 16-channel scanning with 12-bit accuracy. |
| Off-isolation (OIRR) | –69 dB at 100 kHz - suppresses crosstalk between inactive differential channels in dense signal routing. |
| Leakage current (IS(off)) | 0.01–5 nA max. over temperature - preserves DC accuracy in high-impedance sensor interfaces. |
Pinout & Package
DG407DW is housed in a 28-pin wide-body SOIC (SO-28W) package per Vishay drawing 71268, with 0.406" body width, 0.050" lead pitch, and gull-wing leads. Pin 1 indicator is marked by a beveled corner; pins are numbered counterclockwise from top-left.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8 | S1a–S8a (differential source a) | Positive-side inputs of eight differential channel pairs; routed to Da when selected. |
| 9, 10, 11, 12, 13, 14, 15, 16 | S1b–S8b (differential source b) | Negative-side inputs of eight differential channel pairs; routed to Db when selected. |
| 17 | GND | Ground reference for internal logic and substrate bias; must be low-impedance. |
| 18, 19, 20 | A0, A1, A2 | 3-bit binary address inputs selecting one of eight differential pairs (000 = S1a/S1b, 111 = S8a/S8b). |
| 21 | EN | Active-high enable; forces all switches open when low - enables cascading and power gating. |
| 22 | V− | Negative supply rail; supports –20 V minimum; clamps analog signals below V− via internal diodes. |
| 23, 24 | NC | No-connect pins; electrically isolated and not bonded - must remain unconnected. |
| 25 | V+ | Positive supply rail; supports +44 V absolute max; clamps analog signals above V+ via internal diodes. |
| 26, 27 | Da, Db | Differential output terminals - deliver selected Sxa/Sxb pair with matched propagation delay and impedance. |
| 28 | A3 | Not connected in DG407DW - reserved for DG406 compatibility; must be left floating or tied to GND. |
Key Features
| Feature | Design Value |
|---|---|
| Differential channel architecture | Preserves common-mode rejection ratio (CMRR) in sensor front-ends by routing matched Sa/Sb pairs without splitting paths. |
| 50 Ω RDS(on) matching (ΔRDS(on) ≤ 5 %) | Minimizes gain mismatch between differential legs, reducing even-order harmonic distortion in precision ADC drivers. |
| 15 pC charge injection | Reduces settling error in 12-bit+ data acquisition - enables <300 ns settling for 1 nF load with <½ LSB error. |
| Break-before-make switching | Guarantees >10 ns gap between channel disconnect and connect - prevents transient shorts in high-voltage multiplexed sensor arrays. |
| ±20 V / 44 V absolute max rating | Allows direct interfacing with ±15 V op-amps and industrial transducers without external protection circuitry. |
Applications
| Medical Instrumentation | Data Acquisition Systems |
|---|---|
Use Scenario: Multiplexing low-level biopotential signals (ECG, EEG) from 8 differential electrode pairs into a single precision ADC front-end. IC Role / Device Role / Timing Role: Differential analog multiplexer providing matched-path signal routing with <5 nA leakage and <15 pC glitch energy. Use Value: Maintains >100 dB CMRR across all channels and eliminates cross-talk-induced baseline wander in multi-lead diagnostics. |
Use Scenario: Scanning 16 thermocouple or strain gauge outputs in an automated test system with 12-bit resolution requirements. IC Role / Device Role / Timing Role: Dual 8:1 differential switch enabling sequential sampling with break-before-make timing and <50 Ω on-resistance matching. Use Value: Enables 694 kHz aggregate sampling rate while holding gain error <0.05 % and offset drift <1 μV/°C over –40 °C to +85 °C. |
| Audio Signal Routing | Battery-Powered Instrumentation |
Use Scenario: Selecting between eight balanced line inputs in a professional audio mixer with ground-loop immunity. IC Role / Device Role / Timing Role: Differential analog multiplexer handling ±10 V audio swing with –69 dB off-isolation at 20 kHz. Use Value: Prevents audible crosstalk and pop artifacts during channel switching due to low charge injection and symmetric layout. |
Use Scenario: Low-power sensor hub in portable environmental monitor using single 12 V supply and microamp-level sleep current. IC Role / Device Role / Timing Role: Power-efficient differential multiplexer consuming only 0.2 mW static power and supporting 12 V single-supply operation. Use Value: Extends battery life beyond 12 months in continuous logging mode while preserving 16-bit effective resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar differential analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX306CWI+ | 16-channel single-ended (not differential); 100 Ω RDS(on); ±15 V max; 28-pin SOIC. | Lacks differential pair routing - requires external instrumentation amps for common-mode rejection. | Select when cost-sensitive single-ended routing suffices and CMRR is managed externally. |
| ADG508FBRUZ | 8-channel single-ended; 300 Ω RDS(on); ±15 V; fault-protected; 16-pin TSSOP. | No differential capability; higher on-resistance increases gain error; smaller footprint but no Sa/Sb pairing. | Choose for fault-tolerant single-ended switching where overvoltage protection outweighs differential performance. |
Compared with MAX306CWI+ and ADG508FBRUZ, the DG407DW uniquely delivers native differential 8:1 switching with 50 Ω matching, 15 pC charge injection, and ±20 V operation - making it irreplaceable for high-fidelity, low-noise differential signal acquisition where channel-to-channel matching and glitch suppression are design-critical.
Availability
DG407DW is available at Aetrix Electronics and suitable for medical instrumentation, automated test equipment, battery-powered data loggers, and precision audio routing requiring stable component supply and long-term manufacturability.
Supply support for DG407DW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix designs high-performance analog switches, multiplexers, and discrete semiconductors using proprietary silicon-gate CMOS processes for ruggedness, precision, and reliability across industrial and medical markets.
The DG407DW belongs to Vishay's high-voltage analog switch family engineered for differential signal integrity in data acquisition, instrumentation, and avionics - emphasizing low on-resistance matching, ultra-low charge injection, and extended supply range.
FAQ
What is the maximum supply voltage rating for DG407DW?
The DG407DW has an absolute maximum supply rating of ±20 V for dual-supply operation and 44 V for single-supply use. This is enabled by Vishay's 44 V silicon-gate CMOS process. Exceeding these limits risks permanent damage, and operation at ±20 V is fully characterized per the datasheet's specifications table under "V+ to V−" in Absolute Maximum Ratings.
Does DG407DW support single-supply operation, and what is the minimum voltage?
Yes, DG407DW supports single-supply operation from 5 V to 44 V. At V− = 0 V and V+ = 12 V, it maintains full functionality including 90–120 Ω RDS(on), 20 pC charge injection, and TTL-compatible logic inputs - making it suitable for portable 12 V systems without negative rails.
How does the break-before-make interval function in DG407DW?
The DG407DW guarantees a minimum break-before-make interval of 10 ns (typ. 50 ns) between channel disconnect and reconnect during address changes. This prevents momentary shorting of differential inputs, which is critical when multiplexing high-impedance sources like thermocouples or pH electrodes where transient shorts cause measurement corruption.
What is the purpose of the A3 pin on DG407DW?
Pin 28 (A3) is not used in DG407DW and is designated NC (no connect). It exists for pin compatibility with the DG406 16:1 single-ended variant. Per Vishay's datasheet, A3 must be left floating or tied to GND - connecting it to a logic signal may cause undefined behavior or increased leakage.
Can DG407DW be used in battery-powered applications with low power consumption?
Yes, DG407DW draws only 13–75 μA supply current across temperature and operating conditions, resulting in just 0.2 mW static power dissipation. Its low quiescent current and ability to operate from a single 12 V battery make it ideal for portable instrumentation where thermal drift and battery life are critical constraints.
DG407DW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Switch Circuit:
- -
- Multiplexer/Demultiplexer Circuit:
- 8:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 100Ohm
- Channel-to-Channel Matching (ΔRon):
- 5Ohm
- Voltage - Supply, Single (V+):
- 7.5V ~ 44V
- Voltage - Supply, Dual (V±):
- ±5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 200ns, 150ns
- -3db Bandwidth:
- -
- Charge Injection:
- 15pC
- Channel Capacitance (CS(off), CD(off)):
- 8pF, 65pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SOIC
DG407DW FAQ
1.How can I place an order for DG407DW through Aetrix?
Please submit a Request for Quotation (RFQ) for DG407DW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG407DW reliable?
The price and inventory of DG407DW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG407DW is usually 5 days.
3.What payment methods are accepted for DG407DW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG407DW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG407DW?
DG407DW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG407DW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG407DW?
For technical support, including DG407DW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG407DW requirements.
6.How does Aetrix verify that DG407DW is sourced from the original manufacturer or authorized distributors?
All DG407DW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG407DW meets industry standards.
7.What is the process for return or replacement of DG407DW?
All DG407DW units undergo pre-shipment inspection (PSI). If there is an issue with DG407DW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG407DW part is unused and in its original packaging.
Return procedure for DG407DW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG407DW Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
