My Inquiry
My Account
Vishay Siliconix DG408LDQ-E3
- Part No.:
- DG408LDQ-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
DG408LDQ-E3.pdf
- Description:
- IC MUX 8:1 29OHM 16TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,606
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG408LDQ-E3 from Vishay Siliconix is a precision 8-channel single-ended analog multiplexer IC designed to route one of eight analog inputs to a common output under 3-bit binary address control (A0–A2). It operates from 2.7 V to 12 V single supply or ±3 V to ±6 V dual supply, delivers 17 Ω typical on-resistance, 38 ns enable turn-on time, and guarantees break-before-make switching-ideal for high-accuracy data acquisition in portable test equipment.
For engineers reviewing the DG408LDQ-E3 datasheet, DG408LDQ-E3 pinout, DG408LDQ-E3 application, or DG408LDQ-E3 equivalent, key selection criteria include its low charge injection (1 pC), 82 dB off-isolation at 1 MHz, TTL/CMOS/LV logic compatibility, and guaranteed break-before-make timing to prevent inter-channel crosstalk during channel switching.
Technical Context
The DG408LDQ-E3 implements BiCMOS process technology to achieve low RDS(on), fast switching, and low leakage across wide supply ranges. Its decoder/driver architecture supports simultaneous digital control of all eight channels via A0–A2 and EN, with internal level shifting enabling robust operation down to 2.7 V.
Break-before-make timing is guaranteed by design-not production-tested-and ensures no momentary overlap between adjacent channel conduction. All analog signal paths are symmetrically routed within the die to minimize RDS(on) matching error (≤3 Ω max) and flatness (≤7 Ω).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Channels | 8 single-ended inputs to 1 common output - enables compact multi-sensor signal routing without external buffering. |
| Supply Range | 2.7 V to 12 V single supply or ±3 V to ±6 V dual supply - supports battery-powered and mixed-rail industrial systems. |
| RDS(on) | 17 Ω typ. at V+ = 12 V - minimizes signal attenuation and gain error in precision measurement paths. |
| tON(EN) | 38 ns typ. at V+ = 12 V - enables sub-25 MHz multiplexing rates in high-speed data acquisition. |
| Charge Injection | 1 pC typ. - reduces settling error in sample-and-hold circuits, preserving DC accuracy after switching. |
| Off-Isolation | 82 dB at 1 MHz - suppresses crosstalk between inactive channels, critical for multi-tone or multi-frequency sensing. |
| Logic Compatibility | TTL, CMOS, and LV logic (3 V) - interfaces directly with microcontrollers, FPGAs, and ADC drivers without level shifters. |
Pinout & Package
Package: 16-pin TSSOP (JEDEC MO-153, variant MS-012AA), 4.4 mm × 5.0 mm footprint, 0.65 mm pitch, 1.0 mm max height. RoHS-compliant, lead-free (Pb-free) termination per Vishay specification.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (S1) | Analog Input Channel 1 | Low-capacitance, matched-switch input; connects to common output D when selected by A0–A2 = 000. |
| 2 (S2) | Analog Input Channel 2 | Identical electrical characteristics to S1; maintains ≤3 Ω RDS(on) matching across all 8 channels. |
| 3 (S3) | Analog Input Channel 3 | Internally guarded against substrate coupling; supports ≤1 pC charge injection performance. |
| 4 (S4) | Analog Input Channel 4 | Same layout symmetry as S1–S3; worst-case off-isolation occurs here due to proximity to drain pin D. |
| 5 (S5) | Analog Input Channel 5 | Designed for <15 nA max off-leakage at full temperature range (–40 °C to +85 °C). |
| 6 (S6) | Analog Input Channel 6 | Supports rail-to-rail analog swing (0 V to V+) with ≤7 Ω RDS(on) flatness over full signal range. |
| 7 (S7) | Analog Input Channel 7 | Optimized for low crosstalk; contributes to –82 dB XTALK spec at 1 MHz with adjacent channel active. |
| 8 (S8) | Analog Input Channel 8 | Final channel in 3-bit decode sequence (A0–A2 = 111); shares identical timing specs (tON/tOFF) with S1–S7. |
| 9 (D) | Common Analog Output | Low-impedance output node; accepts signals from any selected Sx pin with minimal added noise or distortion. |
| 10 (V−) | Negative Supply Rail | Required for dual-supply operation (±3 V to ±6 V); tied to GND for single-supply use. |
| 11 (GND) | Ground Reference | Signal and power ground return; must be low-impedance and separated from noisy digital grounds. |
| 12 (V+) | Positive Supply Rail | Supplies internal bias and switch drive; supports 2.7 V to 12 V operation with <0.7 μA quiescent current. |
| 13 (EN) | Enable Control Input | Active-high digital enable; disables all channels (high-Z) when logic low; TTL/CMOS compatible. |
| 14 (A0) | LSB Address Input | Binary address bit 0; sampled synchronously with EN to determine channel selection. |
| 15 (A1) | Mid-Bit Address Input | Binary address bit 1; works with A0 and A2 to select one of eight channels per truth table. |
| 16 (A2) | MSB Address Input | Binary address bit 2; completes 3-bit decode; all address pins tolerate V+ + 0.3 V max voltage. |
Key Features
| Feature | Design Value |
|---|---|
| Pin-for-pin compatibility with DG408 | Direct drop-in replacement for legacy DG408 designs-no PCB or firmware changes required. |
| Break-before-make switching | Guaranteed by design (not production tested) to eliminate transient shorting between adjacent channels. |
| Low charge injection (1 pC) | Minimizes voltage step error in sample-and-hold and switched-capacitor circuits, preserving DC fidelity. |
| 2000 V HBM ESD protection | Enables robust handling and board-level reliability in uncontrolled assembly environments. |
| 82 dB off-isolation at 1 MHz | Ensures >12-bit dynamic range preservation when routing multiple sensor signals on shared PCB traces. |
| Single/dual supply flexibility | Eliminates need for separate level-shifting circuitry in mixed-voltage systems (e.g., 3.3 V logic + ±5 V analog). |
Applications
| Data Acquisition Systems | Battery-Powered Test Equipment |
|---|---|
Use Scenario: Multiplexing outputs from 8 thermocouples or strain gauges into a single high-resolution ADC. IC Role / Device Role / Timing Role: Precision analog switch providing low-RDS(on), low-leakage, and low-charge-injection channel selection. Use Value: Enables 16-bit effective resolution by limiting switching-induced error to <1 LSB across full temperature range. |
Use Scenario: Portable oscilloscope front-end selecting between AC-coupled, DC-coupled, and 50 Ω termination paths. IC Role / Device Role / Timing Role: Low-power, rail-to-rail analog multiplexer supporting 3 V battery operation with fast settling. Use Value: Extends battery life via <0.7 μA supply current while maintaining <100 ns total switching latency. |
| Audio Signal Routing | Communication System Front-Ends |
Use Scenario: Selecting between microphone, line-in, and Bluetooth audio sources in a smart speaker baseband path. IC Role / Device Role / Timing Role: Low-distortion, low-crosstalk analog switch with <–82 dB XTalk at 1 kHz. Use Value: Prevents audible bleed-through between audio sources, meeting consumer-grade THD+N <0.01% targets. |
Use Scenario: Configuring RF front-end filters and amplifiers in SDSL/DSLAM line cards for multi-rate support. IC Role / Device Role / Timing Role: High-isolation analog switch routing differential analog signals between filter banks. Use Value: Maintains >70 dB SFDR in 100 kHz–1 MHz band by isolating unused filter paths from active signal chain. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4051ACSE+ | Higher RDS(on) (100 Ω typ.), slower tON (80 ns), but offers fault protection and higher ESD (4 kV HBM). | Suitable for harsh industrial I/O modules where overvoltage tolerance outweighs speed/accuracy needs. | Select MAX4051ACSE+ only if fault protection is mandatory; DG408LDQ-E3 provides superior precision and speed. |
| ADG1408BRUZ | Lower RDS(on) (4.7 Ω typ.), higher supply range (±15 V), but larger 16-lead TSSOP-EP package and higher cost. | Better for high-voltage industrial DAQ requiring >±10 V signal swing and ultra-low on-resistance. | Choose ADG1408BRUZ for ±15 V operation or <5 Ω RDS(on); DG408LDQ-E3 excels in low-voltage, cost-sensitive portable designs. |
Compared with MAX4051ACSE+ and ADG1408BRUZ, DG408LDQ-E3 delivers optimal balance of speed (38 ns), precision (17 Ω RDS(on), 1 pC Q), and low-voltage operation (2.7 V) in a standard TSSOP footprint-making it ideal for space-constrained, battery-operated instrumentation.
Availability
DG408LDQ-E3 is available at Aetrix Electronics and suitable for data acquisition systems, portable test equipment, and audio signal routing requiring stable component supply and long-term manufacturing continuity.
Supply support for DG408LDQ-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global leader in discrete semiconductors and passive components, specializing in high-reliability analog switches, MOSFETs, and precision resistors for industrial, automotive, and computing markets.
The DG408L family was engineered for high-accuracy, low-power analog signal routing in portable and battery-operated instrumentation-emphasizing low leakage, fast switching, and rail-to-rail signal handling.
FAQ
What is the maximum analog signal voltage range supported by DG408LDQ-E3?
The DG408LDQ-E3 supports analog signals from 0 V to V+ in single-supply mode (e.g., 0–12 V at V+ = 12 V) or from V− to V+ in dual-supply mode (e.g., –5 V to +5 V at ±5 V). The absolute maximum analog voltage is clamped to V− – 0.3 V and V+ + 0.3 V by internal diodes, so signals must stay within these bounds to avoid damage or excessive leakage. DG408LDQ-E3 maintains specified RDS(on) and leakage performance across the full rated range.
Does DG408LDQ-E3 require external pull-up or pull-down resistors on address pins A0–A2?
No, DG408LDQ-E3 does not require external pull-up or pull-down resistors on A0–A2. These pins have CMOS-compatible input structure with leakage <±1.5 μA and defined logic thresholds (e.g., VINH ≥ 2.4 V, VINL ≤ 0.8 V at V+ = 12 V). They may be driven directly from microcontroller GPIOs or FPGA outputs. DG408LDQ-E3's internal input stage ensures reliable decoding without external biasing under all valid supply conditions.
Can DG408LDQ-E3 operate reliably at 3 V supply with full performance specifications?
Yes, DG408LDQ-E3 is fully specified down to 2.7 V single supply. At V+ = 3 V, it delivers RDS(on) ≤ 100 Ω (max), tON(EN) ≤ 115 ns, and IS(OFF) ≤ 10 nA (max) over –40 °C to +85 °C. While on-resistance increases versus 12 V operation, all key parameters-including break-before-make timing and charge injection-are maintained per datasheet limits. DG408LDQ-E3 is widely deployed in 3 V battery-powered medical and handheld test gear.
How is break-before-make timing guaranteed in DG408LDQ-E3?
Break-before-make timing in DG408LDQ-E3 is guaranteed by internal circuit design-not production testing-and is validated across process corners and temperature extremes in simulation and characterization. The datasheet specifies tOPEN ≥ 1 ns (min) at room temperature, ensuring no overlap between channel conduction states during address transitions. This guarantee applies to all channel pairs and eliminates risk of momentary shorts in sensitive analog signal paths. DG408LDQ-E3 implements this behavior using synchronized decoder timing and controlled gate-drive slew rates.
Is DG408LDQ-E3 pin-compatible with the original DG408?
Yes, DG408LDQ-E3 is explicitly designed as a pin-for-pin compatible upgrade to the industry-standard DG408. Both share identical 16-pin TSSOP pinout, truth table, supply requirements, and logic interface. DG408LDQ-E3 improves upon DG408 with lower RDS(on), faster switching, lower leakage, and enhanced ESD protection-enabling direct replacement in existing layouts without redesign. DG408LDQ-E3 retains full functional equivalence while delivering measurable performance gains.
DG408LDQ-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Switch Circuit:
- -
- Multiplexer/Demultiplexer Circuit:
- 8:1
- Number of Circuits:
- 1
- On-State Resistance (Max):
- 29Ohm
- Channel-to-Channel Matching (ΔRon):
- 1Ohm
- Voltage - Supply, Single (V+):
- 2.7V ~ 12V
- Voltage - Supply, Dual (V±):
- ±3V ~ 6V
- Switch Time (Ton, Toff) (Max):
- 55ns, 25ns
- -3db Bandwidth:
- -
- Charge Injection:
- 1pC
- Channel Capacitance (CS(off), CD(off)):
- 7pF, 20pF
- Current - Leakage (IS(off)) (Max):
- 1nA
- Crosstalk:
- -82dB @ 100kHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
DG408LDQ-E3 FAQ
1.How can I place an order for DG408LDQ-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG408LDQ-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG408LDQ-E3 reliable?
The price and inventory of DG408LDQ-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG408LDQ-E3 is usually 5 days.
3.What payment methods are accepted for DG408LDQ-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG408LDQ-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG408LDQ-E3?
DG408LDQ-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG408LDQ-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG408LDQ-E3?
For technical support, including DG408LDQ-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG408LDQ-E3 requirements.
6.How does Aetrix verify that DG408LDQ-E3 is sourced from the original manufacturer or authorized distributors?
All DG408LDQ-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG408LDQ-E3 meets industry standards.
7.What is the process for return or replacement of DG408LDQ-E3?
All DG408LDQ-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG408LDQ-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG408LDQ-E3 part is unused and in its original packaging.
Return procedure for DG408LDQ-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG408LDQ-E3 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
