Vishay Siliconix DG409DJ-E3
- Part No.:
- DG409DJ-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
DG409DJ-E3.pdf
- Description:
- IC SWITCH SP4T X 2 100OHM 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:661
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG409DJ-E3 from Vishay Siliconix is a dual 4-channel differential analog multiplexer IC designed to route one of four differential input pairs (S1a/S1b through S4a/S4b) to a common dual output (Da/Db) under 2-bit binary address control (A0, A1), with break-before-make switching and TTL-compatible enable (EN). It delivers 100 Ω on-resistance, 20 pC charge injection, and operates from ±5 V to ±20 V dual supplies or +5 V to +36 V single supply - ideal for precision data acquisition and audio routing in battery-powered instrumentation.
For engineers reviewing the DG409DJ-E3 datasheet, DG409DJ-E3 pinout, DG409DJ-E3 application, or DG409DJ-E3 equivalent, key selection criteria include its differential channel architecture, guaranteed 125 Ω max RDS(on) over temperature, -75 dB off-isolation at 1 MHz, and compatibility with industrial-grade 16-pin plastic DIP packaging for through-hole prototyping and legacy system upgrades.
Technical Context
The DG409DJ-E3 implements a CMOS decoder/driver with level-shifting circuitry to support rail-to-rail analog signal handling across ±20 V dual or +36 V single supplies. Its epitaxial silicon-gate process ensures latchup immunity and extends absolute maximum voltage rating to 44 V between V+ and V−.
Each of the two independent 4:1 differential sections features break-before-make switching (≥10 ns tOPEN), TTL-compatible digital inputs (VIL ≤ 0.8 V, VIH ≥ 2.4 V), and enables stacking via EN pin - allowing synchronized shutdown of multiple devices without crosstalk.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RDS(on) | 100 Ω typical, 125 Ω max at full temperature range - ensures minimal signal attenuation and gain error in precision sensor interfaces. |
| Charge injection | 20 pC typical - limits voltage glitch on high-impedance nodes (e.g., sample-and-hold capacitors), preserving ADC accuracy. |
| Transition time | 160 ns typical - supports >1 MHz multiplexed signal throughput in high-speed data acquisition systems. |
| Off-isolation (OIRR) | -75 dB at 1 MHz - suppresses crosstalk between inactive differential channels, critical for multi-sensor ECG or audio mixing. |
| Supply range | ±5 V to ±20 V dual or +5 V to +36 V single - enables operation in both bipolar instrumentation and unipolar portable medical devices. |
| Leakage current | ±5 nA max (full temp) - maintains signal integrity in nanoamp-level biopotential measurements. |
| Enable timing | tON(EN) = 150 ns max, tOFF(EN) = 150 ns max - allows fast power-gating without disrupting adjacent channel settling. |
Pinout & Package
Package: 16-pin plastic DIP (JEDEC MS-012), 0.300″ wide body, through-hole mount. Pin pitch: 0.100″ (2.54 mm); row spacing: 0.300″ (7.62 mm).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8 | S1a, S2a, S3a, S4a, S1b, S2b, S3b, S4b | Differential source inputs - each pair (e.g., S1a/S1b) forms one selectable differential channel; bidirectional conduction. |
| 9 | A0 | LSB address input - selects channel 1–4 in conjunction with A1; TTL-compatible, referenced to GND. |
| 10 | A1 | MSB address input - completes 2-bit binary selection (00–11) for active differential channel. |
| 11 | EN | Active-high enable - forces all switches OFF when low; enables cascading and power sequencing. |
| 12 | GND | Digital ground reference - decoupling required near pin for stable logic thresholds and noise immunity. |
| 13 | V− | Negative supply rail - must be ≤ V+ − 44 V; clamps analog signals exceeding rails via internal diodes. |
| 14 | V+ | Positive supply rail - supports up to +36 V single or ±20 V dual; epitaxial layer prevents latchup. |
| 15, 16 | Da, Db | Differential output terminals - deliver selected Sxa/Sxb pair; matched impedance critical for balanced signal integrity. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 4:1 differential mux | Enables simultaneous routing of two isolated differential signal paths (e.g., stereo audio or dual-sensor front-end) without shared switch resistance. |
| Break-before-make switching | Guarantees ≥10 ns isolation gap between channel transitions - eliminates momentary short-circuits in sensitive transducer interfaces. |
| Single-supply capability | Operates from +5 V to +36 V - simplifies power design in portable equipment by eliminating negative rail generation. |
| TTL-compatible control | Logic thresholds (0.8 V/2.4 V) ensure direct interfacing with microcontrollers and FPGAs without level-shifting. |
| 44 V absolute max rating | Withstands transient overvoltage events up to 44 V between V+ and V− - enhances robustness in industrial I/O modules. |
Applications
| Medical Instrumentation | Audio Signal Routing |
|---|---|
|
Use Scenario: Multiplexing ECG electrode pairs in 12-lead portable monitors with isolated front-end amplifiers. IC Role / Device Role / Timing Role: Differential analog multiplexer selecting one of four patient lead configurations per acquisition cycle. Use Value: 20 pC charge injection minimizes baseline shift during lead switching; -75 dB off-isolation prevents cross-talk between limb leads. |
Use Scenario: Routing balanced line-level audio signals between multiple sources (mic preamps, DACs) and outputs (headphone amps, ADCs). IC Role / Device Role / Timing Role: Dual differential switch enabling stereo channel selection without breaking common-mode rejection. Use Value: Matched RDS(on) (≤15 Ω channel-to-channel) preserves amplitude balance; 160 ns transition supports 48 kHz sampling. |
| Data Acquisition Systems | Battery-Powered Test Equipment |
|
Use Scenario: Scanning thermocouple or strain gauge bridges in automated test equipment with cold-junction compensation. IC Role / Device Role / Timing Role: High-precision analog switch isolating measurement channels before ADC sampling. Use Value: 100 Ω RDS(on) and ±5 nA leakage maintain <0.1% gain error and <1 μV offset drift over temperature. |
Use Scenario: Power management in handheld multimeters where analog front-end channels are dynamically enabled based on measurement mode. IC Role / Device Role / Timing Role: Low-quiescent-current (10 μA) multiplexer enabling selective channel activation to extend battery life. Use Value: 10 μA supply current reduces standby power; single-supply +9 V operation eliminates need for charge pumps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual differential analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4679EPP+ | Higher RDS(on) (180 Ω typ), lower supply voltage range (±5 V only), no single-supply support. | Better ESD rating (±4 kV HBM), but unsuitable for +24 V industrial sensors. | Prefer DG409DJ-E3 for wide supply flexibility and lower on-resistance in precision measurement. |
| ADG1409BRUZ | Lower RDS(on) (4.7 Ω typ), higher cost, TSSOP-16 package only - no DIP option. | Superior bandwidth (>180 MHz) and lower charge injection (3 pC), but requires PCB redesign for surface-mount. | Choose DG409DJ-E3 for through-hole compatibility, cost-sensitive designs, and legacy system replacement. |
Compared with MAX4679EPP+ and ADG1409BRUZ, the DG409DJ-E3 uniquely balances wide supply range (+5 V to +36 V), DIP packaging for prototyping, and sub-125 Ω guaranteed RDS(on), making it optimal for industrial and medical equipment where layout stability and voltage headroom are prioritized over ultra-low on-resistance.
Availability
DG409DJ-E3 is available at Aetrix Electronics and suitable for medical instrumentation, audio routing, data acquisition systems, and battery-powered test equipment requiring stable component supply with long-term obsolescence planning.
Supply support for DG409DJ-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global leader in discrete semiconductors and passive components, specializing in high-reliability analog switches, MOSFETs, and precision resistors for industrial, automotive, and medical markets.
The DG409DJ-E3 belongs to Vishay's high-performance CMOS analog multiplexer family, engineered for precision signal routing in environments demanding low leakage, rail-to-rail operation, and latchup immunity - especially where differential signaling and legacy through-hole assembly are required.
FAQ
What is the maximum supply voltage rating for DG409DJ-E3?
The DG409DJ-E3 has an absolute maximum voltage rating of 44 V between V+ and V− pins. It supports dual supplies from ±5 V to ±20 V or single supply from +5 V to +36 V. Exceeding these limits risks permanent damage, and operation above 44 V differential violates the absolute maximum rating regardless of individual rail values.
Does DG409DJ-E3 support single-supply operation with ground-referenced analog signals?
Yes, DG409DJ-E3 supports true single-supply operation with V− tied to GND. In this configuration, analog signals must remain within 0 V to V+ − 1 V due to internal clamp diode forward drop. The device maintains 100 Ω typical RDS(on) and 20 pC charge injection under +12 V single-supply conditions per datasheet specifications.
How does the break-before-make feature function in DG409DJ-E3?
The DG409DJ-E3 guarantees a minimum 10 ns break interval (tOPEN) between deactivation of one differential channel and activation of the next, preventing momentary shorts during address transitions. This behavior is inherent to the internal decoder/driver design and requires no external timing control - critical for avoiding transients in sensor front-ends.
Can DG409DJ-E3 be used in differential ADC driver applications?
Yes, DG409DJ-E3 is well-suited for differential ADC driver applications where matched channel resistance and low charge injection are essential. Its dual 4:1 differential architecture routes full differential pairs directly to ADC inputs, and its ≤15 Ω RDS(on) matching ensures common-mode rejection ratio (CMRR) degradation remains below 0.01% at 1 kHz.
What is the thermal derating specification for DG409DJ-E3 in plastic DIP package?
For the DG409DJ-E3 in 16-pin plastic DIP (DJ suffix), power dissipation must be derated by 6 mW/°C above +75 °C ambient. At +125 °C, maximum allowable power drops to 150 mW from the rated 450 mW at +75 °C. Adequate board-level copper area and airflow are recommended for sustained operation near thermal limits.
DG409DJ-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Last Time Buy
- Switch Circuit:
- SP4T
- Multiplexer/Demultiplexer Circuit:
- 4:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 100Ohm
- Channel-to-Channel Matching (ΔRon):
- 15Ohm (Max)
- Voltage - Supply, Single (V+):
- 13V ~ 44V
- Voltage - Supply, Dual (V±):
- ±5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 150ns, 150ns
- -3db Bandwidth:
- -
- Charge Injection:
- 20pC
- Channel Capacitance (CS(off), CD(off)):
- 3pF, 14pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
DG409DJ-E3 FAQ
1.How can I place an order for DG409DJ-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG409DJ-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG409DJ-E3 reliable?
The price and inventory of DG409DJ-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG409DJ-E3 is usually 5 days.
3.What payment methods are accepted for DG409DJ-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG409DJ-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG409DJ-E3?
DG409DJ-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG409DJ-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG409DJ-E3?
For technical support, including DG409DJ-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG409DJ-E3 requirements.
6.How does Aetrix verify that DG409DJ-E3 is sourced from the original manufacturer or authorized distributors?
All DG409DJ-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG409DJ-E3 meets industry standards.
7.What is the process for return or replacement of DG409DJ-E3?
All DG409DJ-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG409DJ-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG409DJ-E3 part is unused and in its original packaging.
Return procedure for DG409DJ-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG409DJ-E3 Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

