My Inquiry
My Account
Vishay Siliconix DG409DY-E3
- Part No.:
- DG409DY-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG409DY-E3.pdf
- Description:
- IC SWITCH SP4T X 2 100OHM 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:262
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG409DY-E3 from Vishay Siliconix is a dual 4-channel differential analog multiplexer IC designed to route one of four differential input pairs (S1a/S1b through S4a/S4b) to a common dual output (Da/Db) under 2-bit binary address control (A0, A1). It features 100 Ω on-resistance, 20 pC charge injection, 160 ns transition time, and operates from ±5 V to ±20 V dual supplies or +5 V to +36 V single supply - ideal for precision audio routing and high-speed data acquisition systems.
For engineers reviewing the DG409DY-E3 datasheet, DG409DY-E3 pinout, DG409DY-E3 application, or DG409DY-E3 equivalent, this page delivers verified specifications, SOIC-16 package details, functional truth table behavior, and validated alternative parts for signal-path design, medical instrumentation, and battery-powered test equipment where low leakage (<5 nA off-state), break-before-make switching, and TTL-compatible control are required.
Technical Context
The DG409DY-E3 implements a dual 4:1 differential switch architecture with independent decoders/drivers per channel pair, enabling simultaneous selection of matched complementary paths. Its silicon-gate CMOS process supports 44 V absolute maximum supply rating and latchup immunity via epitaxial layer isolation.
All digital inputs (A0, A1, EN) are TTL-compatible across –40 °C to +85 °C, with logic thresholds defined at VAL ≤ 0.8 V (low) and VAH ≥ 2.4 V (high). Break-before-make timing ensures >10 ns channel separation to prevent crosstalk during address transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Configuration | Dual 4:1 differential analog multiplexer - routes two complementary signals per selected channel, preserving signal integrity in balanced interfaces. |
| On-resistance (RDS(on)) | 100 Ω max at ±15 V - ensures minimal insertion loss and voltage drop in precision analog signal paths. |
| Charge injection | 20 pC typical - limits transient glitches during switching, critical for sample-and-hold and ADC front-end applications. |
| Transition time | 160 ns max - enables reliable operation up to ~1 MHz signal bandwidth in data acquisition systems. |
| Supply range | ±5 V to ±20 V dual or +5 V to +36 V single - supports industrial, medical, and portable designs without level-shifting circuitry. |
| Off-leakage current | ±5 nA max at full temperature range - maintains accuracy in high-impedance sensor and instrumentation circuits. |
| Enable turn-off time | 150 ns max - allows fast channel disabling for power gating and system-level sequencing control. |
Pinout & Package
DG409DY-E3 is housed in a 16-pin narrow SOIC (SO-16) package per JEDEC MS-012, with 1.27 mm pitch, 10.0 mm × 4.0 mm body, and lead (Pb)-free RoHS-compliant finish (-E3 suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 13, 14, 15, 16 |
S1a–S4a / S1b–S4b | Differential source terminals - each pair (e.g., S1a/S1b) forms one balanced input channel; bidirectional conduction supports signal routing or sensing. |
| 5, 6 | Da, Db | Differential drain outputs - deliver selected complementary signal pair; internally tied to common switch matrix with matched path impedance. |
| 7, 8 | A0, A1 | Binary address inputs - select active channel (00→S1, 01→S2, 10→S3, 11→S4); TTL-compatible with no external pull-ups required. |
| 9 | EN | Active-high enable - forces all switches OFF when low; enables stacking multiple DG409 devices for expanded channel count. |
| 10 | GND | Analog/digital reference ground - must be low-impedance and separated from noisy digital returns to minimize coupling into sensitive analog paths. |
| 11, 12 | V−, V+ | Negative and positive supply rails - support symmetric or asymmetric dual supplies; clamping diodes protect against overvoltage transients beyond rails. |
Key Features
| Feature | Design Value |
|---|---|
| Break-before-make switching | Guaranteed >10 ns inter-channel isolation prevents momentary shorting during address changes - essential for glitch-free multiplexing in data loggers. |
| Low on-resistance matching | ≤15 Ω ΔRDS(on) between channels - ensures consistent gain and phase response across all four differential paths in measurement systems. |
| TTL-compatible control logic | Valid at –40 °C to +85 °C with VIH ≥ 2.4 V and VIL ≤ 0.8 V - eliminates need for level shifters when interfacing with microcontrollers or FPGAs. |
| Single-supply capability | Operates from +5 V to +36 V - simplifies power architecture in portable instruments and reduces BOM count versus dual-rail solutions. |
| 44 V absolute max rating | Withstands transient overvoltages up to 44 V rail-to-rail - enhances robustness in industrial environments with inductive load switching or ESD events. |
Applications
| Audio Signal Routing | Data Acquisition Systems |
|---|---|
|
Use Scenario: Switching between multiple microphone preamp outputs to a shared ADC in a multichannel audio recorder. IC Role / Device Role / Timing Role: Dual differential analog multiplexer selecting matched signal pairs while maintaining common-mode rejection and low THD. Use Value: 20 pC charge injection and ≤15 Ω RDS(on) matching preserve signal fidelity across channels without recalibration. |
Use Scenario: Scanning 8 thermocouple inputs using two DG409 devices in parallel, feeding a precision sigma-delta ADC. IC Role / Device Role / Timing Role: High-voltage-tolerant analog switch enabling direct connection of ±10 V sensor outputs to ADC front-end without attenuation. Use Value: ±20 V dual-supply operation and <5 nA off-leakage ensure sub-μV offset stability over temperature in cold-junction compensation. |
| ATE Test Equipment | Medical Instrumentation |
|
Use Scenario: Routing DUT analog stimulus and response signals through programmable test fixtures in automated benchtop testers. IC Role / Device Role / Timing Role: Precision analog multiplexer with break-before-make timing preventing cross-coupling between test channels during reconfiguration. Use Value: 160 ns transition time and -75 dB off-isolation at 1 MHz allow accurate high-frequency signal switching up to 100 kHz bandwidth. |
Use Scenario: Selecting EEG electrode pairs in a 32-channel patient monitor with isolated analog front-end. IC Role / Device Role / Timing Role: Low-leakage differential switch isolating high-impedance biopotential sources from shared amplification path. Use Value: <5 nA off-state leakage and 44 V absolute rating support safe operation with defibrillation protection circuitry and floating patient interfaces. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual differential analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4679ESE+ | Higher on-resistance (180 Ω typ), lower supply max (+20 V), no single-supply mode | Better ESD rating (±4 kV HBM), but limited to dual-supply only - unsuitable for +12 V-only systems | Select when higher ESD tolerance is prioritized over supply flexibility and on-resistance. |
| ADG1409BRUZ | Lower on-resistance (4.7 Ω typ), higher charge injection (35 pC), requires external VLOGIC pin | Superior bandwidth (>170 MHz), but 35 pC injection may induce larger sampling errors in precision DC-coupled systems | Select for high-frequency AC-coupled applications where speed outweighs DC settling error concerns. |
Compared with MAX4679ESE+ and ADG1409BRUZ, DG409DY-E3 offers the widest supply range (including +5 V to +36 V single supply), lowest charge injection among RoHS-compliant SOIC-16 dual 4:1 muxes, and guaranteed break-before-make timing - making it optimal for battery-powered, wide-rail, and precision DC measurement designs.
Availability
DG409DY-E3 is available at Aetrix Electronics and suitable for audio signal routing, data acquisition systems, and medical instrumentation requiring stable component supply, long-term lifecycle support, and RoHS-compliant manufacturing.
Supply support for DG409DY-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global leader in discrete semiconductors and passive components, specializing in high-reliability analog switching, power management, and precision signal-path solutions.
DG409DY-E3 belongs to Vishay's high-performance analog multiplexer product line, engineered for low distortion, low leakage, and rail-to-rail operation in test, measurement, and medical instrumentation applications.
FAQ
What is the maximum supply voltage rating for DG409DY-E3?
The DG409DY-E3 has an absolute maximum supply rating of 44 V between V+ and V− pins. This applies regardless of whether operated in dual-supply (±20 V) or single-supply (+36 V) configuration. Exceeding this rating risks permanent damage, and operation above 44 V is not supported by design or testing. The DG409DY-E3 datasheet specifies derating curves above 75 °C ambient.
Does DG409DY-E3 support single-supply operation, and what is the minimum voltage?
Yes, DG409DY-E3 supports true single-supply operation from +5 V to +36 V. At +5 V, it maintains full functionality including TTL-compatible logic inputs and specified on-resistance (≤100 Ω). The device does not require a negative rail or virtual ground - GND serves as the reference for both analog and digital domains in single-supply mode.
What is the purpose of the EN (enable) pin on DG409DY-E3?
The EN pin on DG409DY-E3 is an active-high enable that forces all internal switches into the OFF state when driven LOW. This provides system-level control to isolate analog paths during power-up, fault conditions, or multi-device synchronization. When EN = LOW, leakage remains below ±5 nA, and no channel conducts - enabling safe stacking of multiple DG409DY-E3 units for expanded channel counts.
How does DG409DY-E3 achieve break-before-make switching?
DG409DY-E3 guarantees break-before-make behavior through internal decoder timing - the previously selected channel disconnects before the newly addressed channel connects. Measured tOPEN is ≥10 ns at room temperature, preventing momentary shorts between adjacent differential inputs. This is intrinsic to the silicon-gate CMOS architecture and requires no external timing components or control sequencing.
Is DG409DY-E3 pin-compatible with DG408DY-E3?
No, DG409DY-E3 is not pin-compatible with DG408DY-E3. Although both use SOIC-16 packages, their pin functions differ significantly: DG409DY-E3 dedicates pins 1–4 and 13–16 to eight differential source terminals (S1a–S4a, S1b–S4b), while DG408DY-E3 uses those same pins for eight single-ended inputs (S1–S8). Signal routing, address decoding, and output topology are fundamentally incompatible.
DG409DY-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Switch Circuit:
- SP4T
- Multiplexer/Demultiplexer Circuit:
- 4:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 100Ohm
- Channel-to-Channel Matching (ΔRon):
- 15Ohm (Max)
- Voltage - Supply, Single (V+):
- 5V ~ 36V
- Voltage - Supply, Dual (V±):
- ±5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 150ns, 150ns
- -3db Bandwidth:
- -
- Charge Injection:
- 20pC
- Channel Capacitance (CS(off), CD(off)):
- 14pF, 25pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG409DY-E3 FAQ
1.How can I place an order for DG409DY-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG409DY-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG409DY-E3 reliable?
The price and inventory of DG409DY-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG409DY-E3 is usually 5 days.
3.What payment methods are accepted for DG409DY-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG409DY-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG409DY-E3?
DG409DY-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG409DY-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG409DY-E3?
For technical support, including DG409DY-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG409DY-E3 requirements.
6.How does Aetrix verify that DG409DY-E3 is sourced from the original manufacturer or authorized distributors?
All DG409DY-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG409DY-E3 meets industry standards.
7.What is the process for return or replacement of DG409DY-E3?
All DG409DY-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG409DY-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG409DY-E3 part is unused and in its original packaging.
Return procedure for DG409DY-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG409DY-E3 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
