My Inquiry
My Account
Vishay Siliconix DG409LDY-T1
- Part No.:
- DG409LDY-T1
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG409LDY-T1.pdf
- Description:
- IC SWITCH SP4T X 2 29OHM 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,796
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG409LDY-T1 from Vishay Siliconix is a dual 4-channel differential analog multiplexer IC designed for precision signal routing in low-voltage systems. It supports single-supply operation from 3 V to 12 V or dual ±3 V to ±6 V, delivers 17 Ω typical on-resistance, 38 ns enable turn-on time, and guarantees break-before-make switching - enabling reliable channel isolation in battery-powered test equipment and data acquisition front-ends.
For engineers reviewing the DG409LDY-T1 datasheet, DG409LDY-T1 pinout, DG409LDY-T1 application, or DG409LDY-T1 equivalent, key selection criteria include its differential 4:1 switching architecture, guaranteed tOPEN timing, low 0.2 nA max off-leakage at 25 °C, and SOIC-16 package compatibility with legacy DG409 footprints.
Technical Context
The DG409LDY-T1 implements a dual independent 4:1 differential switch matrix controlled by a 2-bit binary address (A0, A1) and global enable (EN). Each channel pair (S1a/S1b through S4a/S4b) routes differential analog signals with matched on-resistance and flatness across the full analog range (0–12 V single supply or ±5 V dual supply).
Its BiCMOS process enables rail-to-rail analog signal handling, TTL/CMOS/LV logic compatibility down to 3 V, and 2000 V HBM ESD protection. Break-before-make timing is guaranteed per internal decoder timing control - eliminating momentary crosstalk during channel transitions without external sequencing logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Function | Dual 4:1 differential analog multiplexer - routes two independent differential input pairs to shared differential outputs. |
| Supply Range | 3 V to 12 V single supply or ±3 V to ±6 V dual supply - supports portable, industrial, and mixed-signal system power architectures. |
| RDS(on) | 17 Ω typ. at V+ = 12 V - ensures minimal signal attenuation and gain error in precision instrumentation paths. |
| tON(EN) | 38 ns typ. at V+ = 12 V - enables high-throughput sampling in multi-channel DAQ systems operating up to ~10 MHz effective switching rate. |
| IS(OFF) | 0.2 nA max. at 25 °C - maintains integrity of high-impedance sensor nodes and sample-and-hold hold capacitors over extended periods. |
| OIRR | 82 dB off-isolation at 1 MHz - suppresses inter-channel interference in audio/video routing and communication channel separation. |
| Charge Injection | 1 pC typ. - minimizes voltage glitch on hold capacitors, critical for sub-12-bit accuracy in switched-capacitor ADC drivers. |
Pinout & Package
Package: 16-pin SOIC (narrow), JEDEC MS-012, body dimensions 10.0 × 4.0 × 1.75 mm (D × E × A), lead pitch 1.27 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (S1a) | Differential source input channel 1, side A | One leg of first differential input pair; routed to Da when A1A0 = 00 and EN = high. |
| 2 (S1b) | Differential source input channel 1, side B | Complementary leg of first differential input pair; routed to Db under same address/enable condition. |
| 3 (S2a) | Differential source input channel 2, side A | Second differential input leg; selected when A1A0 = 01 - maintains phase coherence across both signal paths. |
| 4 (S2b) | Differential source input channel 2, side B | Complementary leg for channel 2; enables true differential switching without common-mode shift. |
| 5 (S3a) | Differential source input channel 3, side A | Third differential input leg; used in multi-sensor differential measurement configurations (e.g., bridge transducers). |
| 6 (S3b) | Differential source input channel 3, side B | Paired with S3a to preserve CMRR and noise rejection in precision analog front-ends. |
| 7 (S4a) | Differential source input channel 4, side A | Final selectable differential input; supports 4-sensor or 4-channel differential monitoring topologies. |
| 8 (S4b) | Differential source input channel 4, side B | Completes fourth differential pair; all eight source pins are fully guarded and isolated from digital control lines. |
| 9 (Da) | Differential output, side A | Common output node for all selected Sxa inputs; referenced to Db for true differential signaling. |
| 10 (Db) | Differential output, side B | Complementary output node; maintains balanced drive capability and common-mode rejection at output stage. |
| 11 (A0) | Address bit 0 | LSB of 2-bit binary channel select; TTL/CMOS compatible with logic thresholds of 0.6 V (low) / 2.4 V (high) at V+ = 5 V. |
| 12 (A1) | Address bit 1 | MSB of channel select; controls selection between channels 1–4 in conjunction with A0 and EN state. |
| 13 (EN) | Enable input | Active-high global enable; disables all switches when low - reduces leakage and power consumption in standby mode. |
| 14 (V−) | Negative supply rail | Reference for dual-supply operation; must be connected even in single-supply mode (tied to GND) for proper internal biasing. |
| 15 (GND) | Analog/digital ground | Common reference for digital control and analog signal return; requires low-impedance PCB connection to minimize noise coupling. |
| 16 (V+) | Positive supply rail | Primary power for analog switch core and level-shifting circuitry; supports wide range (3–12 V) for flexible system integration. |
Key Features
| Feature | Design Value |
|---|---|
| Break-before-make switching | Guaranteed tOPEN ≥ 1 ns prevents transient shorting between adjacent differential channels during address changes. |
| Low charge injection (1 pC) | Minimizes voltage step on sampling capacitors - essential for maintaining accuracy in successive-approximation and sigma-delta ADC front-ends. |
| 82 dB off-isolation at 1 MHz | Ensures >12-bit crosstalk suppression between active and inactive differential paths in multi-channel audio or RF IF routing. |
| 2000 V HBM ESD rating | Enables robust handling in benchtop test environments and field-deployable portable instruments without additional protection circuitry. |
| Pin-for-pin compatible with DG409 | Allows drop-in replacement in existing designs using the legacy DG409, delivering improved RDS(on), speed, and leakage without layout change. |
Applications
| Portable Data Acquisition | Battery-Powered Test Equipment |
|---|---|
|
Use Scenario: Multi-sensor voltage logging in handheld environmental monitors with thermocouple, RTD, and pH inputs. IC Role / Device Role / Timing Role: Dual differential mux selects and routes conditioned sensor outputs to a single 24-bit delta-sigma ADC input pair. Use Value: Maintains >100 dB CMRR across all four channels while consuming only 0.7 μA quiescent current - extending battery life beyond 12 months. |
Use Scenario: Signal routing in handheld oscilloscope front-end for selectable probe attenuation and bandwidth limiting. IC Role / Device Role / Timing Role: Configures differential path between 50 Ω and 1 MΩ input stages while preserving signal integrity up to 10 MHz. Use Value: 17 Ω RDS(on) and <1 pC charge injection prevent gain error and hold-step errors during auto-ranging transitions. |
| Audio Signal Routing | Communication System Channel Selection |
|
Use Scenario: Input source selection in professional audio mixers supporting mic, line, and instrument-level differential inputs. IC Role / Device Role / Timing Role: Routes balanced XLR/TRS inputs to channel DSP processing blocks with matched gain and phase response. Use Value: 82 dB off-isolation eliminates audible crosstalk between channels; ±5 V dual supply supports full 20 Vpp audio swing. |
Use Scenario: Differential analog path switching in DSLAM line card test interfaces for ADSL2+/VDSL2 loopback verification. IC Role / Device Role / Timing Role: Connects multiple line driver/receiver pairs to shared diagnostic ADC and waveform generator resources. Use Value: Guaranteed break-before-make action prevents momentary shorts across line cards during automated test sequencing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual differential analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4675ESE+ | Higher RDS(on) (45 Ω typ.), slower tON (75 ns), but offers fault-protection and overvoltage tolerant inputs. | Preferred where input signals may exceed supply rails (e.g., industrial sensor faults), not for ultra-low distortion routing. | Select DG409LDY-T1 when lowest on-resistance and fastest switching are required; choose MAX4675ESE+ only if ±20 V fault tolerance is mandatory. |
| ADG409BRZ | Similar 16-pin SOIC footprint, but higher leakage (10 nA max), no guaranteed break-before-make, and lower off-isolation (70 dB). | Suitable for cost-sensitive general-purpose routing where precision timing and isolation are secondary. | DG409LDY-T1 provides superior performance in metrology-grade applications; ADG409BRZ may suffice in non-critical consumer signal paths. |
Compared with MAX4675ESE+ and ADG409BRZ, the DG409LDY-T1 delivers the lowest combination of on-resistance, switching time, and off-isolation in a pin-compatible SOIC-16 package - making it optimal for high-fidelity, high-speed differential signal routing where timing integrity and signal fidelity are design-critical.
Availability
DG409LDY-T1 is available at Aetrix Electronics and suitable for portable test equipment, battery-powered data loggers, and audio routing systems requiring stable component supply and long-term obsolescence management.
Supply support for DG409LDY-T1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global semiconductor manufacturer specializing in discrete components and analog ICs, with leadership in MOSFETs, diodes, optoelectronics, and precision analog switches.
The DG409LDY-T1 belongs to Vishay's precision analog multiplexer product line, engineered for low-voltage, low-distortion signal routing in portable, medical, and test & measurement equipment where rail-to-rail operation and guaranteed timing are essential.
FAQ
What is the maximum analog signal range supported by the DG409LDY-T1?
The DG409LDY-T1 supports an analog signal range of 0 V to 12 V with single +12 V supply, or ±5 V with dual ±5 V supplies. This rail-to-rail capability allows full utilization of the input dynamic range without clipping - critical for high-resolution data acquisition. The device clamps input signals exceeding V+ or V− via internal diodes, so external protection is recommended if overvoltage events exceed 200 mA forward current.
Does the DG409LDY-T1 require separate analog and digital ground planes?
No - the DG409LDY-T1 uses a single GND pin (pin 15) serving both analog and digital functions. However, best practice is to connect this pin to a low-impedance analog ground plane near the device, with digital control traces (A0, A1, EN) routed away from sensitive analog paths. A star ground point near the V−/GND junction minimizes noise coupling into differential outputs Da/Db.
Can the DG409LDY-T1 operate reliably at 3 V supply?
Yes - the DG409LDY-T1 is fully specified down to 3 V single supply, with verified operation at V+ = 3 V ±10 % and logic thresholds adjusted to VINL ≤ 0.4 V and VINH ≥ 2.0 V. At 3 V, RDS(on) rises to 60 Ω typ., and tON(EN) increases to 70 ns, but break-before-make timing remains guaranteed. This makes DG409LDY-T1 suitable for ultra-low-power wearable sensor hubs.
Is the DG409LDY-T1 pin-compatible with the standard DG409?
Yes - the DG409LDY-T1 is explicitly designed as a pin-for-pin compatible upgrade to the industry-standard DG409. It shares identical SOIC-16 pinout, footprint, and truth table behavior, while improving RDS(on), switching speed, leakage, and power efficiency. No PCB redesign or firmware change is needed for migration from DG409 to DG409LDY-T1.
What is the thermal derating behavior of the DG409LDY-T1 in SOIC package?
The DG409LDY-T1 in 16-pin SOIC has a power dissipation limit of 600 mW at 25 °C, derating linearly at 7.6 mW/°C above 75 °C ambient. At 105 °C ambient, maximum allowable power drops to 372 mW. This derating applies regardless of supply configuration (single or dual); thermal design must ensure case temperature stays below 125 °C for D-suffix (-40 °C to +85 °C) operation.
DG409LDY-T1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Switch Circuit:
- SP4T
- Multiplexer/Demultiplexer Circuit:
- 4:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 29Ohm
- Channel-to-Channel Matching (ΔRon):
- 1Ohm
- Voltage - Supply, Single (V+):
- 2V ~ 12V
- Voltage - Supply, Dual (V±):
- ±3V ~ 6V
- Switch Time (Ton, Toff) (Max):
- 55ns, 25ns
- -3db Bandwidth:
- -
- Charge Injection:
- 1pC
- Channel Capacitance (CS(off), CD(off)):
- 7pF, 20pF
- Current - Leakage (IS(off)) (Max):
- 1nA
- Crosstalk:
- -82dB @ 100kHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG409LDY-T1 FAQ
1.How can I place an order for DG409LDY-T1 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG409LDY-T1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG409LDY-T1 reliable?
The price and inventory of DG409LDY-T1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG409LDY-T1 is usually 5 days.
3.What payment methods are accepted for DG409LDY-T1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG409LDY-T1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG409LDY-T1?
DG409LDY-T1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG409LDY-T1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG409LDY-T1?
For technical support, including DG409LDY-T1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG409LDY-T1 requirements.
6.How does Aetrix verify that DG409LDY-T1 is sourced from the original manufacturer or authorized distributors?
All DG409LDY-T1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG409LDY-T1 meets industry standards.
7.What is the process for return or replacement of DG409LDY-T1?
All DG409LDY-T1 units undergo pre-shipment inspection (PSI). If there is an issue with DG409LDY-T1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG409LDY-T1 part is unused and in its original packaging.
Return procedure for DG409LDY-T1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG409LDY-T1 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
