My Inquiry
My Account
Vishay Siliconix DG412LDQ-T1
- Part No.:
- DG412LDQ-T1
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
DG412LDQ-T1.pdf
- Description:
- IC SW SPST-NOX4 17OHM 16TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,947
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG412LDQ-T1 from Vishay Siliconix is a precision monolithic quad SPST low-voltage CMOS analog switch with 17 Ω on-resistance, 19 ns turn-on time, and ±3 V to ±6 V dual-supply or 2.7 V to 12 V single-supply operation. It implements break-before-make switching and serves as a signal routing device in high-fidelity audio/video paths and precision data acquisition front-ends.
For engineers reviewing the DG412LDQ-T1 datasheet, DG412LDQ-T1 pinout, DG412LDQ-T1 application, or DG412LDQ-T1 equivalent, key selection criteria include guaranteed RDS(on) flatness over signal range, sub-15 nA leakage at 85 °C, TTL/CMOS logic compatibility, and TSSOP-16 package suitability for space-constrained PCB layouts.
Technical Context
The DG412LDQ-T1 belongs to the DG411L/DG412L/DG413L family and uses BiCMOS fabrication to support both single- and dual-supply operation. Its control logic is inverted relative to DG411L: logic low (≤0.8 V) enables conduction, while logic high (≥2.4 V) disables all four switches.
It features integrated 2000 V HBM ESD protection, operates across –40 °C to +85 °C, and maintains analog signal integrity with –50 dB off-isolation at 50 MHz and <5 pC charge injection - critical for low-distortion sampling and multiplexing in measurement systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| On-resistance | 17 Ω typical at V+ = 12 V, ensuring minimal signal attenuation and thermal drift in precision gain paths |
| Turn-on time | 19 ns typical, enabling fast channel switching in multi-channel ADC/DAC interfaces |
| Turn-off time | 12 ns typical, supporting tight timing margins in synchronous signal routing |
| Supply range | 2.7–12 V single or ±3–±6 V dual, allowing direct integration with 3.3 V, 5 V, and ±5 V system rails |
| Leakage current | 0.25 nA typical at 25 °C, preserving accuracy in high-impedance sensor front-ends |
| ESD rating | 2000 V HBM, reducing need for external protection in handheld and field-deployable equipment |
| Analog range | Full rail-to-rail (0–12 V or ±5 V), supporting unipolar and bipolar signal handling without clipping |
Pinout & Package
Package: 16-pin TSSOP (JEDEC MO-153, Vishay package code DQ), 4.4 mm × 5.0 mm footprint, 0.65 mm pitch, 1.2 mm max height.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1–IN4 | Digital control inputs | Active-low logic: ≤0.8 V enables switch; ≥2.4 V disables - compatible with standard TTL/CMOS outputs |
| S1–S4 | Switch source terminals | Input side of SPST switches; connected to signal sources (e.g., sensor outputs, DACs) |
| D1–D4 | Switch drain terminals | Output side of SPST switches; routed to ADC inputs, amplifiers, or transmission lines |
| V+ | Positive analog supply | Bias rail for analog path; must be ≥V− + 0.3 V and ≤13 V above V− |
| V− | Negative analog supply | Required for dual-supply mode; supports ±3 V to ±6 V operation |
| GND | Analog ground reference | Common return for analog signals; separate from digital ground unless star-point tied |
| VL | Logic supply voltage | Defines logic threshold; typically tied to V+ or 5 V; enables level-shifting for mixed-voltage control |
Key Features
| Feature | Design Value |
|---|---|
| Break-before-make action | Prevents momentary shorting between channels during switching - essential for avoiding signal glitches in multiplexed systems |
| Flat RDS(on) vs. voltage | ≤5 Ω variation across full analog range, minimizing harmonic distortion in audio and video signal paths |
| Low charge injection | 5 pC typical, reducing settling error and droop in sample-and-hold and switched-capacitor circuits |
| High off-isolation | –50 dB at 50 MHz, suppressing crosstalk between adjacent channels in dense routing applications |
| Rail-to-rail analog range | Supports 0–12 V or ±5 V signals without clamping diodes conducting - preserves dynamic range in precision instrumentation |
Applications
| Audio Signal Routing | Precision Data Acquisition |
|---|---|
Use Scenario: Switching between multiple microphone preamplifier outputs to a shared ADC channel in a multichannel audio mixer. IC Role / Device Role / Timing Role: Quad SPST analog switch providing isolated, low-distortion signal path selection with simultaneous channel disable. Use Value: 17 Ω RDS(on) and <5 pC charge injection preserve SNR >100 dB and prevent audible zipper noise during real-time switching. | Use Scenario: Multiplexing thermocouple, RTD, and strain gauge sensor outputs into a 24-bit sigma-delta ADC in industrial process monitoring. IC Role / Device Role / Timing Role: Precision analog switch enabling sequential sampling with guaranteed <0.25 nA leakage at 85 °C. Use Value: Sub-nA leakage and rail-to-rail analog range maintain <0.005 % gain error and eliminate external biasing components. |
| Communication Interface Switching | Battery-Powered Test Equipment |
Use Scenario: Selecting between SDSL line drivers and diagnostic loopback paths in DSLAM line cards. IC Role / Device Role / Timing Role: High-speed analog switch routing differential line signals while maintaining impedance continuity. Use Value: 19 ns tON/12 ns tOFF and –50 dB off-isolation ensure clean transitions and suppress far-end crosstalk below –70 dB. | Use Scenario: Enabling/disabling sensor signal chains in portable multimeters and handheld oscilloscopes to extend battery life. IC Role / Device Role / Timing Role: Low-quiescent-current analog switch (I+ <1 µA) that powers down unused analog paths under microcontroller control. Use Value: 0.02 µA typical I+ at 25 °C reduces standby power by >95 % compared to discrete FET solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4612ESE+ | Higher RDS(on) (35 Ω typ), slower tON (45 ns), no dual-supply support - requires 5 V only | Best suited for 5 V-only systems where speed and leakage are secondary to cost | Select when board already uses Maxim analog switches and 5 V logic is fixed |
| ADG1412BRUZ | Lower RDS(on) (1.3 Ω typ), higher supply voltage (up to ±15 V), larger SOIC-16 package | Preferred for high-precision, high-voltage industrial DAQ where on-resistance dominates error budget | Choose when <2 Ω RDS(on) and ±15 V capability justify larger footprint and higher cost |
Compared with MAX4612ESE+ and ADG1412BRUZ, the DG412LDQ-T1 delivers optimal balance of speed (19 ns), low on-resistance (17 Ω), dual-supply flexibility, and TSSOP-16 compactness - making it ideal for space-constrained, mixed-rail portable instrumentation.
Availability
DG412LDQ-T1 is available at Aetrix Electronics and suitable for precision data acquisition, audio/video signal routing, and battery-powered test equipment requiring stable component supply across extended temperature ranges.
Supply support for DG412LDQ-T1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix designs high-performance discrete semiconductors and analog ICs focused on power management, signal conditioning, and precision switching.
The DG412LDQ-T1 belongs to the DG41xL precision analog switch product line, engineered for low distortion, rail-to-rail operation, and robust ESD tolerance in measurement and communication infrastructure.
FAQ
What supply voltages does the DG412LDQ-T1 support?
The DG412LDQ-T1 supports 2.7 V to 12 V single supply or ±3 V to ±6 V dual supply. At V+ = 12 V and V− = 0 V, it delivers 17 Ω typical RDS(on); at ±5 V, RDS(on) is 20 Ω typical. The VL pin accepts 3 V to 5 V to set logic thresholds, and internal level shifters ensure reliable switching across all supported supply configurations. DG412LDQ-T1 maintains specified performance across its full operating temperature range of –40 °C to +85 °C.
How does the DG412LDQ-T1 differ from the DG411LDQ-T1 in logic behavior?
The DG412LDQ-T1 uses inverted control logic versus DG411LDQ-T1: a logic low (≤0.8 V) on IN1–IN4 turns the corresponding switch ON, while a logic high (≥2.4 V) turns it OFF. In contrast, DG411LDQ-T1 activates switches with logic high. This complementary pairing allows designers to implement active-low enable schemes or match legacy control bus polarity without external inverters. Both share identical RDS(on), switching speed, and package - only truth table behavior differs.
Is the DG412LDQ-T1 RoHS compliant?
Yes, the DG412LDQ-T1 is RoHS compliant per Vishay documentation (Document Number 71397, Rev. F). The "-T1" suffix denotes tape-and-reel packaging with lead-free terminations meeting EU RoHS Directive 2011/65/EU and JEDEC J-STD-020 moisture sensitivity level 1. No exemptions apply, and Pb-free solder reflow profiles are validated per IPC/JEDEC J-STD-020D. DG412LDQ-T1 is rated for storage up to 125 °C and qualifies for industrial temperature operation.
What is the maximum analog signal frequency supported by the DG412LDQ-T1?
The DG412LDQ-T1 maintains –3 dB insertion loss up to 280 MHz under 12 V single-supply conditions, with –50 dB off-isolation at 50 MHz and –95 dB channel-to-channel crosstalk. These RF characteristics stem from its low 15 pF channel-on capacitance and optimized BiCMOS layout. For baseband audio (<20 kHz) and video (up to 10 MHz), signal integrity remains unaffected; for RF routing above 100 MHz, layout-dependent parasitics dominate, so controlled-impedance traces and proper grounding are required to sustain DG412LDQ-T1's specified high-frequency performance.
Can the DG412LDQ-T1 operate with VL disconnected or floating?
No, VL must be externally biased - either to V+, GND, or an independent 3–5 V rail. Floating VL causes undefined logic thresholds and may result in partial turn-on of internal transistors, increasing leakage and distorting analog signals. Per Vishay's datasheet (p. 2), VL defines the input voltage levels for proper function: logic low ≤0.8 V and logic high ≥2.4 V are referenced to VL. Leaving VL unconnected violates absolute maximum ratings and risks latch-up or parametric shift. DG412LDQ-T1 requires stable VL bias to guarantee 0.25 nA leakage and 19 ns switching times.
DG412LDQ-T1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NO
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 17Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- 2.7V ~ 12V
- Voltage - Supply, Dual (V±):
- ±3V ~ 6V
- Switch Time (Ton, Toff) (Max):
- 19ns, 12ns
- -3db Bandwidth:
- 280MHz
- Charge Injection:
- 5pC
- Channel Capacitance (CS(off), CD(off)):
- 5pF, 6pF
- Current - Leakage (IS(off)) (Max):
- 250pA
- Crosstalk:
- -95dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
DG412LDQ-T1 FAQ
1.How can I place an order for DG412LDQ-T1 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG412LDQ-T1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG412LDQ-T1 reliable?
The price and inventory of DG412LDQ-T1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG412LDQ-T1 is usually 5 days.
3.What payment methods are accepted for DG412LDQ-T1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG412LDQ-T1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG412LDQ-T1?
DG412LDQ-T1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG412LDQ-T1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG412LDQ-T1?
For technical support, including DG412LDQ-T1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG412LDQ-T1 requirements.
6.How does Aetrix verify that DG412LDQ-T1 is sourced from the original manufacturer or authorized distributors?
All DG412LDQ-T1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG412LDQ-T1 meets industry standards.
7.What is the process for return or replacement of DG412LDQ-T1?
All DG412LDQ-T1 units undergo pre-shipment inspection (PSI). If there is an issue with DG412LDQ-T1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG412LDQ-T1 part is unused and in its original packaging.
Return procedure for DG412LDQ-T1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG412LDQ-T1 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
