My Inquiry
My Account
Vishay Siliconix DG413LDY-T1
- Part No.:
- DG413LDY-T1
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG413LDY-T1.pdf
- Description:
- IC SW SPST-NO/NCX4 17OHM 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,106
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG413LDY-T1 from Vishay Siliconix is a precision monolithic quad SPST analog switch with two normally open (NO) and two normally closed (NC) channels, designed for high-speed, low-error signal routing in ±15 V dual-supply or 12 V single-supply systems. It delivers 25 Ω on-resistance, 68 ns turn-on time, 0.35 µW ultra-low power dissipation, and ±15 V analog signal range - ideal for precision data acquisition and battery-powered test equipment.
For engineers reviewing the DG413LDY-T1 datasheet, DG413LDY-T1 pinout, DG413LDY-T1 application, or DG413LDY-T1 equivalent, key selection considerations include break-before-make timing (20 ns), channel-to-channel crosstalk (-88 dB), off-isolation (-91 dB), charge injection (22 pC), and SOIC-16 RoHS-compliant packaging with TTL/CMOS-compatible digital control.
Technical Context
The DG413LDY-T1 implements a complementary MOS architecture on Vishay's high-voltage silicon gate process, featuring epitaxial latchup protection and symmetrical bidirectional conduction per channel. Its dual NO/NC configuration enables simultaneous signal path selection and redundancy switching without external logic.
Control logic follows an inverted truth table: logic low (0) turns SW1/SW4 OFF and SW2/SW3 ON; logic high (1) reverses states. All switches operate with break-before-make action to prevent transient shorting, and support rail-to-rail analog signals up to ±15 V or 0–12 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | ±15 V dual or 0–12 V single - supports industrial-grade signal conditioning across wide dynamic range |
| On-Resistance (RDS(on)) | 25 Ω typical at ±15 V - ensures minimal gain error and THD degradation in precision amplifier interfaces |
| Turn-On Time (tON) | 68 ns max at ±15 V - enables sub-15 MHz multiplexed sampling in high-resolution ADC front-ends |
| Charge Injection | 22 pC - limits voltage glitch on high-impedance nodes (e.g., sample-hold capacitors) |
| Off-Isolation (OIRR) | -91 dB at 1 MHz - suppresses crosstalk between adjacent channels in multi-signal systems |
| Break-Before-Make Delay (tD) | 20 ns - guarantees safe signal path transition in relay-replacement and fault-tolerant designs |
| Logic Compatibility | TTL/CMOS - simplifies interface with microcontrollers and FPGAs without level-shifting circuitry |
Pinout & Package
Package: 16-pin narrow SOIC (JEDEC MS-012), 3.9 mm width, RoHS-compliant, surface-mountable with standard reflow profile.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN3, IN4 | Digital control inputs | Active-high logic for SW1–SW4; IN1/IN4 control NO switches, IN2/IN3 control NC switches |
| S1–S4 | Switch source terminals | Input side of analog path; bidirectional conduction when enabled |
| D1–D4 | Switch drain terminals | Output side of analog path; matched impedance to Sx pins for symmetric signal routing |
| V+, V- | Analog supply rails | Support ±15 V operation; internal charge pump not required |
| GND | Ground reference | Common return for digital logic and substrate bias; separate from analog ground in mixed-signal layouts |
| VL | Logic supply input | Accepts 5 V TTL/CMOS levels independent of analog supply - enables flexible system-level voltage domain partitioning |
Key Features
| Feature | Design Value |
|---|---|
| Two NO + two NC switch topology | Enables fail-safe signal routing and redundant path selection without external combinational logic |
| Rail-to-rail analog signal handling | Supports full ±15 V or 0–12 V input swing - eliminates clipping in sensor front-ends and DAC outputs |
| Ultra-low 0.35 µW quiescent power | Reduces thermal drift and extends battery life in portable instrumentation and handheld meters |
| 25 Ω matched on-resistance | Minimizes channel-to-channel gain mismatch (< 0.5 %) in multi-channel data loggers |
| Break-before-make switching | Prevents momentary short-circuit during state transitions - critical for protecting downstream op-amps and ADC drivers |
Applications
| Precision Data Acquisition | Automated Test Equipment (ATE) |
|---|---|
Use Scenario: Multiplexing multiple sensor outputs (e.g., thermocouples, strain gauges) into a single high-resolution ADC channel. IC Role / Device Role / Timing Role: Quad SPST analog switch providing channel isolation and signal routing under microcontroller control. Use Value: 25 Ω RDS(on) and 22 pC charge injection preserve DC accuracy and settling time in 16-bit+ systems. | Use Scenario: Routing calibration references and DUT signals within modular ATE rack systems. IC Role / Device Role / Timing Role: Precision switch enabling fast, repeatable signal path configuration with <68 ns tON. Use Value: -91 dB off-isolation prevents measurement contamination across parallel test channels. |
| Battery-Powered Instrumentation | Communication System Signal Conditioning |
Use Scenario: Low-power handheld multimeter with auto-ranging analog front-end. IC Role / Device Role / Timing Role: Power-gated analog path selector activated only during measurement cycles. Use Value: 0.35 µW standby power minimizes quiescent current draw, extending battery runtime by >30 % vs. legacy analog switches. | Use Scenario: Selecting between RF receiver baseband paths (I/Q channels) and calibration loops in transceivers. IC Role / Device Role / Timing Role: High-isolation analog switch managing signal routing in 10–100 MHz IF stages. Use Value: -88 dB crosstalk and 20 ns break-before-make ensure clean I/Q phase matching and LO leakage suppression. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4617ESE+ | Single-supply only (2.7–12 V); no ±15 V capability; 45 Ω RDS(on); 100 ns tON | Limited to unipolar systems; higher on-resistance increases gain error in precision sensor interfaces | Select when cost sensitivity outweighs bipolar performance and layout space allows larger package |
| ADG1412BRUZ | Quad SPST, same NO/NC configuration; 1.8 Ω RDS(on); ±15 V rated; but 16-lead TSSOP (4.4 mm width) and higher 1.2 µW power | Superior on-resistance for <16-bit accuracy; wider package requires PCB redesign | Choose for ultra-low distortion in metrology-grade systems where power budget permits |
Compared with DG413LDY-T1, MAX4617ESE+ trades bipolar flexibility and speed for lower cost in unipolar applications, while ADG1412BRUZ delivers significantly lower on-resistance at the expense of higher quiescent power and non-drop-in packaging - making DG413LDY-T1 optimal for balanced performance in space-constrained, battery-aware, ±15 V systems.
Availability
DG413LDY-T1 is available at Aetrix Electronics and suitable for precision data acquisition, automated test equipment, and battery-powered instrumentation requiring stable component supply and long-term manufacturability.
Supply support for DG413LDY-T1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global leader in discrete semiconductors and passive components, specializing in high-reliability, high-performance analog solutions for industrial, military, and automotive markets.
The DG413HS family was engineered for precision analog signal routing in harsh environments - emphasizing low distortion, rail-to-rail operation, latchup immunity, and robust ESD tolerance in compact SOIC and QFN packages.
FAQ
What is the maximum analog signal voltage range supported by the DG413LDY-T1?
The DG413LDY-T1 supports a ±15 V analog signal range when operated with dual supplies (V+ = +15 V, V− = −15 V), and a 0–12 V range with single supply (V+ = 12 V, V− = 0 V). This rail-to-rail capability ensures full utilization of sensor output ranges and DAC outputs without clipping, and is validated across the full −40 °C to +85 °C operating temperature range specified for the DG413LDY-T1.
Does the DG413LDY-T1 require external level-shifting for TTL/CMOS logic interfacing?
No, the DG413LDY-T1 does not require external level-shifting. Its VL pin accepts 5 V TTL/CMOS logic levels independently of the analog supply rails (V+/V−), and the digital inputs (IN1–IN4) are fully compatible with standard 0.8 V / 2.4 V logic thresholds. This allows direct connection to microcontrollers, FPGAs, and logic families without additional interface circuitry - a confirmed feature documented in the DG413LDY-T1 datasheet section "Digital Control".
How does the break-before-make timing of the DG413LDY-T1 prevent signal corruption?
The DG413LDY-T1 guarantees a minimum 20 ns break-before-make delay (tD) between complementary switch pairs (e.g., SW1 OFF before SW2 ON). This prevents momentary short-circuiting of signal paths during state transitions - critical when routing high-impedance sources (e.g., photodiode amps or piezoelectric sensors) or driving sensitive loads (e.g., integrators or sample-hold circuits). The timing is characterized at ±15 V and 25 °C per the DG413LDY-T1 specification table.
Can the DG413LDY-T1 be used in single-supply 3.3 V systems?
The DG413LDY-T1 is not characterized or guaranteed for 3.3 V single-supply operation. Its absolute maximum ratings and specifications assume minimum V+ = 5 V (unipolar) or ±5 V (dual), and the datasheet provides performance data only for V+ = 12 V (unipolar) and ±15 V (dual). For 3.3 V systems, Vishay recommends alternatives such as the DG417 or industry equivalents explicitly rated down to 3 V - using DG413LDY-T1 at 3.3 V risks incomplete turn-on, elevated RDS(on), and undefined timing behavior.
What is the thermal derating behavior of the DG413LDY-T1 in SOIC package?
In its 16-pin narrow SOIC package, the DG413LDY-T1 has a power dissipation limit of 600 mW at 25 °C, with linear derating of 7.6 mW/°C above 75 °C. This means usable power drops to ~456 mW at 95 °C ambient. Derating is defined in the Absolute Maximum Ratings table of the DG413LDY-T1 datasheet and applies regardless of supply configuration (dual or single). Layout best practices - including thermal vias and copper pour - are recommended to maintain junction temperature within safe limits under sustained load.
DG413LDY-T1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NO/NC
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 17Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- 2.7V ~ 12V
- Voltage - Supply, Dual (V±):
- ±3V ~ 6V
- Switch Time (Ton, Toff) (Max):
- 19ns, 12ns
- -3db Bandwidth:
- 280MHz
- Charge Injection:
- 5pC
- Channel Capacitance (CS(off), CD(off)):
- 5pF, 6pF
- Current - Leakage (IS(off)) (Max):
- 250pA
- Crosstalk:
- -95dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG413LDY-T1 FAQ
1.How can I place an order for DG413LDY-T1 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG413LDY-T1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG413LDY-T1 reliable?
The price and inventory of DG413LDY-T1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG413LDY-T1 is usually 5 days.
3.What payment methods are accepted for DG413LDY-T1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG413LDY-T1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG413LDY-T1?
DG413LDY-T1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG413LDY-T1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG413LDY-T1?
For technical support, including DG413LDY-T1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG413LDY-T1 requirements.
6.How does Aetrix verify that DG413LDY-T1 is sourced from the original manufacturer or authorized distributors?
All DG413LDY-T1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG413LDY-T1 meets industry standards.
7.What is the process for return or replacement of DG413LDY-T1?
All DG413LDY-T1 units undergo pre-shipment inspection (PSI). If there is an issue with DG413LDY-T1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG413LDY-T1 part is unused and in its original packaging.
Return procedure for DG413LDY-T1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG413LDY-T1 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
