Vishay Siliconix DG428DJ-E3
- Part No.:
- DG428DJ-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- 18-DIP (0.300", 7.62mm)
- Datasheet:
-
DG428DJ-E3.pdf
- Description:
- IC MUX 8:1 100OHM 18DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,303
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG428DJ-E3 from Vishay Siliconix is a single 8-channel latchable analog multiplexer IC designed for microprocessor-controlled data acquisition systems. It features TTL-compatible address latches, break-before-make switching, 55 Ω on-resistance, 160 ns transition time, and ±15 V dual-supply operation - enabling precise channel selection in test equipment and avionics signal routing.
For engineers reviewing the DG428DJ-E3 datasheet, DG428DJ-E3 pinout, DG428DJ-E3 application, or DG428DJ-E3 equivalent, this device supports bus-interfaced analog switching with latch retention, low charge injection (1 pC), high off-isolation (–75 dB), and robust rail-to-rail analog signal handling up to ±15 V.
Technical Context
The DG428DJ-E3 integrates on-chip TTL-compatible address latches, level shifters, and CMOS transmission gates built with parallel n- and p-channel MOSFETs. Its logic interface operates from an internal +5 V reference, decoupling digital control from analog supply rails.
Break-before-make timing (30 ns min) prevents crosstalk during channel transitions; enable (EN) and reset (RS) pins allow system-level stacking and synchronous initialization. All control inputs (A0–A2, EN, WR, RS) meet full-temperature-range TTL voltage thresholds (VAL ≤ 0.8 V, VAH ≥ 2.4 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channel Count | 8 single-ended analog channels with common output |
| RDS(on) | 55 Ω typical at ±15 V supplies - ensures minimal signal attenuation and gain error in precision measurement paths |
| tTRANS | 160 ns typical - enables high-throughput sampling in automated test equipment (ATE) at >3 MHz channel-switching rates |
| Charge Injection | 1 pC typical - limits voltage glitch on sampled capacitive nodes, critical for ADC front-end accuracy |
| Off Isolation | –75 dB at 100 kHz - suppresses crosstalk between inactive and active channels in multi-signal systems |
| Analog Range | ±15 V (dual supply) or 0–12 V (single supply) - supports industrial sensor interfaces and bipolar signal conditioning |
| Supply Voltage Range | ±5 V to ±20 V (dual); 5–20 V (single) - accommodates legacy and modern supply architectures without level-shifting |
Pinout & Package
Package: 18-pin plastic DIP (Dual-In-Line), 0.300" wide body per Vishay Doc #71263. Pin pitch: 1.27 mm (0.050"), row spacing: 7.62 mm (0.300"). RoHS-compliant, halogen-free construction.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 (S1) | Analog Input 1 | First of eight bidirectional analog input terminals; conducts equally in both directions when selected |
| 2 (S2) | Analog Input 2 | Second analog input; shares common drain (D) output path with S1–S8 |
| 3 (S3) | Analog Input 3 | Third analog input; fully isolated from other channels when off (±100 nA leakage max) |
| 4 (S4) | Analog Input 4 | Fourth analog input; supports rail-to-rail signal swing up to V+ and V− |
| 5 (S5) | Analog Input 5 | Fifth analog input; clamped by internal diodes if driven beyond supply rails |
| 6 (S6) | Analog Input 6 | Sixth analog input; matched RDS(on) within 5% across all channels ensures consistent gain |
| 7 (S7) | Analog Input 7 | Seventh analog input; low off-capacitance (11 pF) minimizes loading on high-Z sources |
| 8 (S8) | Analog Input 8 | Eighth analog input; identical electrical characteristics to S1–S7 |
| 9 (D) | Common Analog Output | Bidirectional output node shared by all eight channels; connects to ADC, amplifier, or signal processor |
| 10 (GND) | Digital Ground Reference | Logic ground for TTL-compatible inputs; separate from analog ground in mixed-signal layouts |
| 11 (V−) | Negative Supply Rail | Connects to negative analog supply (e.g., –15 V); defines lower bound of analog signal range |
| 12 (V+) | Positive Supply Rail | Connects to positive analog supply (e.g., +15 V); defines upper bound of analog signal range |
| 13 (A0) | Address Bit 0 | LSB of 3-bit binary address; latched on rising edge of WR to select channel 0–7 |
| 14 (A1) | Address Bit 1 | Middle bit of 3-bit address; transparent when WR = low, latched when WR transitions high |
| 15 (A2) | Address Bit 2 | MSB of 3-bit address; determines channel 4–7 vs. 0–3; requires tS ≥ 100 ns setup before WR |
| 16 (EN) | Enable Control | Active-high latch enable; ties address latches to WR; allows hardware reset of all switches to OFF state |
| 17 (WR) | Write Strobe | Edge-triggered latch control; rising edge captures A0–A2 and EN states for channel selection |
| 18 (RS) | Reset Strobe | Active-high master reset; clears all latches regardless of WR/EN state, forcing all switches OFF |
Key Features
| Feature | Design Value |
|---|---|
| On-board TTL-compatible address latches | Eliminates external latch ICs and reduces PCB area in microprocessor-bus systems like data acquisition and ATE |
| Break-before-make switching | Guarantees ≥30 ns channel separation - prevents momentary shorting between adjacent analog inputs |
| Low charge injection (1 pC) | Minimizes voltage step on sampling capacitors, preserving DC accuracy in successive-approximation ADC front-ends |
| Rail-to-rail analog signal range | Supports full ±15 V or 0–12 V operation without external biasing - simplifies interface to sensors and transducers |
| Single- or dual-supply flexibility | Operates from 5–20 V single supply or ±5 V to ±20 V dual supply - adapts to existing power architectures |
Applications
| Data Acquisition Systems | Automatic Test Equipment (ATE) |
|---|---|
Use Scenario: Multiplexing 8 thermocouple or strain gauge outputs into a single high-resolution ADC channel. IC Role / Device Role / Timing Role: Analog signal router with latch-retained channel selection synchronized to microcontroller write cycles. Use Value: Eliminates need for external address decoding logic and reduces board space by integrating latches and switches in one 18-pin DIP. |
Use Scenario: Routing stimulus signals from multiple DACs to DUT pins while isolating unused paths. IC Role / Device Role / Timing Role: High-isolation (–75 dB) analog switch enabling fast, glitch-free channel reconfiguration during test sequences. Use Value: Break-before-make action prevents transient shorts during switching, ensuring signal integrity and DUT safety. |
| Avionics Signal Conditioning | Medical Instrumentation |
Use Scenario: Selecting among redundant flight sensor inputs (e.g., airspeed, altitude) for fault-tolerant monitoring. IC Role / Device Role / Timing Role: Latchable multiplexer with EN/RS control enabling deterministic channel hold during processor interrupts or resets. Use Value: Maintains last-selected channel during brief power dips or software exceptions - critical for continuous monitoring. |
Use Scenario: Switching ECG electrode leads into differential amplifier inputs while minimizing injection-induced baseline drift. IC Role / Device Role / Timing Role: Low-charge-injection (1 pC) analog switch preserving microvolt-level signal fidelity in biopotential amplifiers. Use Value: Reduces post-switch settling time and calibration burden in Class III medical devices requiring FDA compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4617CPE+ | 8-channel, no on-chip latches; requires external address register; RDS(on) = 60 Ω (typ), tTRANS = 125 ns | Lacks integrated latches - increases component count and layout complexity in microprocessor-bus systems | Select when faster switching is prioritized over latch integration and board space savings |
| ADG408BNZ | 8-channel, no latches; TTL-compatible but no RS/EN; RDS(on) = 45 Ω (typ); charge injection = 25 pC | Higher charge injection degrades precision sampling; lacks reset and enable for stacked configurations | Prefer for simple, non-latched switching where low RDS(on) outweighs latch convenience and low-injection needs |
Compared with MAX4617CPE+ and ADG408BNZ, the DG428DJ-E3 uniquely combines on-chip latches, low charge injection (1 pC), and dedicated reset/enable pins - making it optimal for embedded microprocessor data acquisition where deterministic channel hold and minimal external logic are required.
Availability
DG428DJ-E3 is available at Aetrix Electronics and suitable for data acquisition systems, automatic test equipment, and avionics signal routing requiring stable component supply across extended temperature ranges (–40 °C to +85 °C).
Supply support for DG428DJ-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global semiconductor manufacturer specializing in discrete components and analog ICs, with expertise in high-reliability power management, signal conditioning, and switching solutions.
The DG428DJ-E3 belongs to Vishay's latchable analog multiplexer product line, engineered for microprocessor-bus interfacing in demanding environments including industrial automation, aerospace, and medical instrumentation.
FAQ
What is the maximum analog signal voltage range supported by the DG428DJ-E3?
The DG428DJ-E3 supports a full analog signal range from V− to V+, with absolute maximum supply ratings of ±44 V. In standard dual-supply operation at ±15 V, it handles analog signals from –15 V to +15 V. In single-supply mode (e.g., V+ = 12 V, V− = 0 V), the range is 0 V to 12 V. This rail-to-rail capability eliminates external level-shifting for most sensor and actuator interfaces.
Does the DG428DJ-E3 require external latches for microprocessor interface?
No, the DG428DJ-E3 does not require external latches. It integrates on-chip TTL-compatible address latches for A0–A2 and EN inputs, allowing direct connection to microprocessor data/address buses. The WR strobe captures address states on its rising edge, and RS provides hardware reset - reducing external logic and PCB footprint in bus-controlled systems.
How does the break-before-make feature of the DG428DJ-E3 prevent crosstalk?
The DG428DJ-E3 guarantees a minimum break-before-make interval of 30 ns (tOPEN) during channel transitions. This ensures that the previously selected channel is fully disconnected before the next channel closes, eliminating momentary conduction paths between adjacent analog inputs. This is critical in multi-signal systems like ATE or avionics where signal integrity and isolation must be preserved.
Can the DG428DJ-E3 operate from a single 5 V supply?
Yes, the DG428DJ-E3 supports single-supply operation down to 5 V (V+ = 5 V, V− = 0 V). However, its specified RDS(on) increases to 150 Ω (max) and tTRANS extends to 350 ns under these conditions. For optimal performance - especially in precision applications - dual ±15 V or single 12 V operation is recommended per the datasheet specifications.
What is the purpose of the RS (Reset) pin on the DG428DJ-E3?
The RS (Reset) pin on the DG428DJ-E3 is an active-high master reset that forces all internal address latches to zero and turns OFF all eight analog switches, regardless of the state of WR, EN, or address lines. This provides deterministic initialization at power-up or system fault recovery, and enables safe stacking of multiple DG428DJ-E3 devices in larger multiplexer arrays.
DG428DJ-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- -
- Multiplexer/Demultiplexer Circuit:
- 8:1
- Number of Circuits:
- 1
- On-State Resistance (Max):
- 100Ohm
- Channel-to-Channel Matching (ΔRon):
- 5Ohm
- Voltage - Supply, Single (V+):
- 12V
- Voltage - Supply, Dual (V±):
- ±15V
- Switch Time (Ton, Toff) (Max):
- 150ns, 150ns
- -3db Bandwidth:
- -
- Charge Injection:
- 1pC
- Channel Capacitance (CS(off), CD(off)):
- 11pF, 40pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 18-PDIP
DG428DJ-E3 FAQ
1.How can I place an order for DG428DJ-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG428DJ-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG428DJ-E3 reliable?
The price and inventory of DG428DJ-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG428DJ-E3 is usually 5 days.
3.What payment methods are accepted for DG428DJ-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG428DJ-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG428DJ-E3?
DG428DJ-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG428DJ-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG428DJ-E3?
For technical support, including DG428DJ-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG428DJ-E3 requirements.
6.How does Aetrix verify that DG428DJ-E3 is sourced from the original manufacturer or authorized distributors?
All DG428DJ-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG428DJ-E3 meets industry standards.
7.What is the process for return or replacement of DG428DJ-E3?
All DG428DJ-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG428DJ-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG428DJ-E3 part is unused and in its original packaging.
Return procedure for DG428DJ-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG428DJ-E3 Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

