Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Analog Switches, Multiplexers, Demultiplexers

Vishay Siliconix DG611DY-T1-E3

Name: DG611DY-T1-E3
Brand: Vishay Siliconix
SKU: DG611DY-T1-E3
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: DG611DY-T1-E3

Manufacturer:: Vishay Siliconix

Category:: Analog Switches, Multiplexers, Demultiplexers

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: DG611DY-T1-E3.pdf

Description:: IC SWITCH SPST-NCX4 45OHM 16SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,296

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

DG611DY-T1-E3 from Vishay Siliconix is a high-speed, low-glitch quad SPST analog switch IC designed for precision signal routing in fast-switching systems. It features 12 ns turn-on time, 18 Ω on-resistance, ±2 pC charge injection, 500 MHz bandwidth, and operates from ±3 V to ±10.5 V dual supplies or 5–21 V single supply. It serves in pixel-rate video switching and DAC deglitching where minimal transient error and wide analog bandwidth are critical.

For engineers reviewing the DG611DY-T1-E3 datasheet, DG611DY-T1-E3 pinout, DG611DY-T1-E3 application, or DG611DY-T1-E3 equivalent, key selection criteria include guaranteed 12 ns t_ON, low 2 pC charge injection for sample-and-hold accuracy, 18 Ω R_DS(on) matching across channels, logic-level compatibility with 1 V/4 V thresholds, and SOIC-16 packaging for high-density PCB layouts.

Technical Context

The DG611DY-T1-E3 implements four independent SPST switches using Vishay's proprietary D/CMOS process-integrating n-channel DMOS FETs with low-power CMOS control logic and on-chip level translators. Each switch conducts bidirectionally with ≤16 V_p-p blocking capability and exhibits matched on-resistance (ΔR_DS(on) ≤ 2 Ω) for channel-to-channel consistency.

Its architecture minimizes parasitic capacitance (C_S(on) = 10 pF, C_D(off) = 2 pF) and charge injection (±2 pC typical), enabling clean switching transients essential for fast sample-and-hold and synchronous demodulator circuits. The dedicated VL pin supports independent logic supply (4 V to V+) decoupling from analog rails.

Key Specifications

Parameter	Value and Actual Design Meaning
t_ON	12 ns typical - enables sub-83 MHz switching without aperture uncertainty in sampling systems
R_DS(on)	18 Ω typical at V+ = 15 V, V− = −3 V - ensures low insertion loss (<0.2 dB at 50 Ω) and minimal signal attenuation
Charge Injection	±2 pC typical - limits step error to <2 mV on 1 nF hold capacitor, critical for 12-bit+ sample-and-hold accuracy
Bandwidth	500 MHz - supports full-swing video signals up to 1080p60 without 3 dB roll-off
V_ANALOG	−5 V to +7 V (dual supply) - accommodates rail-to-rail analog signals within ±10.5 V total supply range
Logic Thresholds	V_IL ≤ 1 V, V_IH ≥ 4 V - ensures robust interfacing with 5 V CMOS microcontrollers and FPGA I/O
Off Isolation	74 dB at 5 MHz - suppresses crosstalk between active and inactive video or RF paths

Pinout & Package

Package: 16-pin narrow-body SOIC (JEDEC MS-012), 3.9 mm × 9.9 mm footprint, 1.27 mm pitch, RoHS-compliant lead finish (E3 suffix).

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 3, 4 (IN1–IN4)	Digital control inputs	Active-high logic inputs controlling respective SPST switches; compatible with 5 V CMOS levels
5, 6, 13, 14 (S1–S4)	Source terminals	Analog input nodes; bidirectional conduction path when corresponding switch is ON
7, 8, 11, 12 (D1–D4)	Drain terminals	Analog output nodes; symmetric with sources for true bidirectional signal routing
9 (V−)	Negative supply rail	Bias reference for NMOS switch elements; supports −10 V to 0 V operation
10 (V+)	Positive supply rail	Bias reference for PMOS switch elements; supports 5 V to 21 V operation
15 (GND)	Analog ground reference	Return path for leakage currents and substrate bias; must be low-impedance for noise immunity
16 (VL)	Logic supply input	Independent 4 V to V+ supply for CMOS control logic-decouples digital noise from analog rails

Key Features

Feature	Design Value
Low-glitch switching	12 ns t_ON/8 ns t_OFF with <2 pC charge injection-minimizes transient errors in fast acquisition systems
Bidirectional analog conduction	Equal R_DS(on) in both directions and ±16 V_p-p blocking-enables flexible signal routing without polarity constraints
Wide supply flexibility	Operates on single 5–21 V or dual ±3–±10.5 V supplies-supports legacy industrial and modern mixed-voltage systems
High off-isolation	74 dB at 5 MHz-prevents interference between adjacent video or RF channels in multiplexed architectures
Low quiescent power	1.2 nW typical supply current-enables always-on signal routing in battery-sensitive instrumentation

Applications

Fast Sample-and-Hold Circuits	Pixel-Rate Video Switching
Use Scenario: High-speed data acquisition system capturing 10+ MSPS analog waveforms with 12-bit resolution. IC Role / Device Role / Timing Role: DG611DY-T1-E3 acts as the aperture switch, sampling input voltage onto a polystyrene hold capacitor with minimal charge kickback. Use Value: 2 pC charge injection limits hold-step error to <2 mV, preserving DC accuracy; 12 ns t_ON reduces aperture uncertainty to <0.12% of 100 ns sampling period.	Use Scenario: Overlaying text or graphics onto live composite video in broadcast equipment. IC Role / Device Role / Timing Role: DG611DY-T1-E3 routes sync-locked background and title video streams under microcontroller control at pixel clock rates (13.5 MHz). Use Value: 500 MHz bandwidth passes full NTSC/PAL luminance/chrominance without distortion; 74 dB off-isolation prevents ghosting between layers.
DAC Deglitching	GaAs FET RF Switch Drivers
Use Scenario: Smoothing staircase output from a high-speed 12-bit DAC feeding an RF modulator. IC Role / Device Role / Timing Role: DG611DY-T1-E3 shorts DAC output to ground during major code transitions, eliminating glitch energy before final amplification. Use Value: 18 Ω R_DS(on) provides low-impedance discharge path; 12 ns response ensures glitch suppression within 10 ns window of DAC settling.	Use Scenario: Phased array radar front-end requiring rapid, low-power switching of GaAs FET bias lines. IC Role / Device Role / Timing Role: DG611DY-T1-E3 delivers precise 0 V or −8 V gate drive to GaAs FETs via S1/S2 paths under TTL-compatible control. Use Value: Bidirectional conduction allows same switch to source/sink bias; 1.2 nW quiescent power enables dense integration of >100 switch elements per board.

Fast Sample-and-Hold Circuits

Pixel-Rate Video Switching

Use Scenario: High-speed data acquisition system capturing 10+ MSPS analog waveforms with 12-bit resolution.

IC Role / Device Role / Timing Role: DG611DY-T1-E3 acts as the aperture switch, sampling input voltage onto a polystyrene hold capacitor with minimal charge kickback.

Use Value: 2 pC charge injection limits hold-step error to <2 mV, preserving DC accuracy; 12 ns t_ON reduces aperture uncertainty to <0.12% of 100 ns sampling period.

Use Scenario: Overlaying text or graphics onto live composite video in broadcast equipment.

IC Role / Device Role / Timing Role: DG611DY-T1-E3 routes sync-locked background and title video streams under microcontroller control at pixel clock rates (13.5 MHz).

Use Value: 500 MHz bandwidth passes full NTSC/PAL luminance/chrominance without distortion; 74 dB off-isolation prevents ghosting between layers.

DAC Deglitching

GaAs FET RF Switch Drivers

Use Scenario: Smoothing staircase output from a high-speed 12-bit DAC feeding an RF modulator.

IC Role / Device Role / Timing Role: DG611DY-T1-E3 shorts DAC output to ground during major code transitions, eliminating glitch energy before final amplification.

Use Value: 18 Ω R_DS(on) provides low-impedance discharge path; 12 ns response ensures glitch suppression within 10 ns window of DAC settling.

Use Scenario: Phased array radar front-end requiring rapid, low-power switching of GaAs FET bias lines.

IC Role / Device Role / Timing Role: DG611DY-T1-E3 delivers precise 0 V or −8 V gate drive to GaAs FETs via S1/S2 paths under TTL-compatible control.

Use Value: Bidirectional conduction allows same switch to source/sink bias; 1.2 nW quiescent power enables dense integration of >100 switch elements per board.

Equivalent & Alternatives

The following parts are listed as comparable options for similar analog switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX4617ESE+	Single-supply only (2.7–12 V); 25 Ω R_DS(on); 15 ns t_ON; no V− pin	Lacks dual-supply support and negative signal handling; unsuitable for bipolar analog ranges	Select when system uses only positive supplies and requires lower cost in non-bipolar signal paths
ADG1412BRUZ	44 V max supply; 1.3 Ω R_DS(on); 17 ns t_ON; 3 pC charge injection; LFCSP package	Higher on-resistance match (0.1 Ω), but larger charge injection degrades sample-and-hold fidelity	Select for ultra-low R_DS(on) in precision instrumentation where speed is secondary to linearity

Compared with MAX4617ESE+ and ADG1412BRUZ, the DG611DY-T1-E3 uniquely balances sub-15 ns switching, ±2 pC charge injection, and true dual-supply operation-making it optimal for high-fidelity, bipolar, high-speed analog routing where timing accuracy and transient suppression are non-negotiable.

Availability

DG611DY-T1-E3 is available at Aetrix Electronics and suitable for fast sample-and-hold circuits, pixel-rate video switching, and DAC deglitching requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant manufacturing.

Supply support for DG611DY-T1-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Vishay Siliconix is a global semiconductor manufacturer specializing in discrete MOSFETs, diodes, optoelectronics, and precision analog switches with emphasis on high-reliability industrial and aerospace applications.

The DG611 family was engineered for high-speed, low-distortion analog signal routing in test equipment, video infrastructure, and RF subsystems-prioritizing minimal charge injection, fast edge response, and supply flexibility over raw on-resistance.

FAQ

What is the maximum analog signal voltage range supported by the DG611DY-T1-E3?

The DG611DY-T1-E3 supports an analog signal range of V− to (V+ − 5 V) under recommended operating conditions. With V+ = 15 V and V− = −3 V, this yields −3 V to +10 V. Absolute maximum ratings allow V_S/V_D up to (V+) + 16 V or (V−) − 0.3 V, but sustained operation must stay within the specified analog range to avoid distortion or latch-up. DG611DY-T1-E3 maintains linear conduction only within this defined band.

Does the DG611DY-T1-E3 require external pull-up or pull-down resistors on its digital inputs?

No, the DG611DY-T1-E3 does not require external pull-up or pull-down resistors on IN1–IN4. Its CMOS inputs have guaranteed logic thresholds (V_IL ≤ 1 V, V_IH ≥ 4 V) and extremely low input current (±1 µA max), allowing direct connection to microcontroller GPIO or FPGA outputs. DG611DY-T1-E3 internal structure ensures stable state retention without external biasing under normal operating conditions.

Can the DG611DY-T1-E3 operate from a single 5 V supply?

Yes, the DG611DY-T1-E3 supports single-supply operation from 5 V to 21 V. When using 5 V, connect V+ = 5 V, V− = GND (pin 9), GND (pin 15) to system ground, and VL = 5 V (pin 16). Analog signals must remain within 0 V to 7 V (V− to V+ − 5 V), and logic inputs must meet V_IH ≥ 4 V. DG611DY-T1-E3 retains full 12 ns switching performance and 18 Ω R_DS(on) under this configuration.

How does the VL pin function in the DG611DY-T1-E3?

The VL pin (pin 16) supplies power exclusively to the internal CMOS logic and level translators-decoupling digital switching noise from analog signal paths. It must be tied to a clean 4 V to V+ supply, independent of V+ and V−. This separation prevents digital supply ripple from modulating analog channel resistance or injecting noise into sensitive signal nodes. DG611DY-T1-E3 achieves its low 1.2 nW quiescent power and high off-isolation largely due to this dedicated logic rail.

Is the DG611DY-T1-E3 pin-compatible with other devices in the DG611/DG612/DG613 family?

Yes, the DG611DY-T1-E3 shares identical pinout and package (SOIC-16) with DG612DY-T1-E3 and DG613DY-T1-E3. However, logic polarity differs: DG611 turns ON with logic HIGH, DG612 with logic LOW, and DG613 implements two NO/two NC switches. Swapping DG611DY-T1-E3 for DG612DY-T1-E3 requires inverting control signals; DG613DY-T1-E3 requires re-mapping of INx and Sx/Dx assignments. DG611DY-T1-E3 functionality remains unchanged across same-package variants.

DG611DY-T1-E3 Specifications

Product attributes: Attribute value

Manufacturer:: Vishay Siliconix

Series:: -

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Switch Circuit:: SPST - NC

Multiplexer/Demultiplexer Circuit:: 1:1

Number of Circuits:: 4

On-State Resistance (Max):: 45Ohm

Channel-to-Channel Matching (ΔRon):: 2Ohm

Voltage - Supply, Single (V+):: 10V ~ 18V

Voltage - Supply, Dual (V±):: ±10V ~ 15V

Switch Time (Ton, Toff) (Max):: 35ns, 25ns

-3db Bandwidth:: 500MHz

Charge Injection:: 4pC

Channel Capacitance (CS(off), CD(off)):: 3pF, 2pF

Current - Leakage (IS(off)) (Max):: 250pA

Crosstalk:: -87dB @ 5MHz

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SOIC

DG611DY-T1-E3 FAQ

1.How can I place an order for DG611DY-T1-E3 through Aetrix?

Please submit a Request for Quotation (RFQ) for DG611DY-T1-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for DG611DY-T1-E3 reliable?

The price and inventory of DG611DY-T1-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG611DY-T1-E3 is usually 5 days.

3.What payment methods are accepted for DG611DY-T1-E3?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG611DY-T1-E3 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for DG611DY-T1-E3?

DG611DY-T1-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your DG611DY-T1-E3 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for DG611DY-T1-E3?

For technical support, including DG611DY-T1-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG611DY-T1-E3 requirements.

6.How does Aetrix verify that DG611DY-T1-E3 is sourced from the original manufacturer or authorized distributors?

All DG611DY-T1-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG611DY-T1-E3 meets industry standards.

7.What is the process for return or replacement of DG611DY-T1-E3?

All DG611DY-T1-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG611DY-T1-E3, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The DG611DY-T1-E3 part is unused and in its original packaging.

Return procedure for DG611DY-T1-E3:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-11 Comparator Circuit: Voltage Thresholds, Op-Amp Differences, LM393 and Practical Design

Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …