Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Analog Switches, Multiplexers, Demultiplexers

Vishay Siliconix DG612AEQ-T1-E3

Name: DG612AEQ-T1-E3
Brand: Vishay Siliconix
SKU: DG612AEQ-T1-E3
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: DG612AEQ-T1-E3

Manufacturer:: Vishay Siliconix

Category:: Analog Switches, Multiplexers, Demultiplexers

Package:: 16-TSSOP (0.173", 4.40mm Width)

Datasheet:: DG612AEQ-T1-E3.pdf

Description:: IC SW SPST-NOX4 115OHM 16TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,182

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

DG612AEQ-T1-E3 from Vishay Siliconix is a quad SPST analog switch with all switches normally open, designed for precision signal routing in high-speed, low-distortion systems. It delivers 1 pC typical charge injection, 2 pF off-capacitance, 720 MHz 3 dB bandwidth, and rail-to-rail analog signal handling across ±5 V or +3 V/+5 V supplies - enabling use in automated test equipment front-ends and medical data acquisition channels.

For engineers reviewing the DG612AEQ-T1-E3 datasheet, DG612AEQ-T1-E3 pinout, DG612AEQ-T1-E3 application, or DG612AEQ-T1-E3 equivalent, key selection criteria include guaranteed 2 V logic-high compatibility at ±5 V, leakage < 0.25 nA at 85 °C, on-resistance flatness ≤ 40 Ω (typ.), and operation over –40 °C to +125 °C in space-constrained layouts.

Technical Context

The DG612AEQ-T1-E3 implements four independent, bidirectional analog switches with CMOS/TTL-compatible digital control inputs and no internal level-shifting circuitry. Its architecture supports single-supply (2.7 V to 12 V) and dual-supply (±2.7 V to ±5 V) operation, with full specification at +3 V, +5 V, and ±5 V.

All switches exhibit symmetrical conduction, 90 dB crosstalk rejection at 10 MHz, and 62 dB off-isolation at 10 MHz. Charge injection (1 pC typ.) and low R_DS(on) variation (< 4 Ω match, < 40 Ω flatness) ensure minimal signal disturbance in sample-and-hold and multiplexed ADC interfaces.

Key Specifications

Parameter	Value and Actual Design Meaning
Switch Type	Quad SPST, normally open - enables discrete channel enable/disable without cross-conduction risk
Charge Injection	1 pC typical - minimizes voltage glitch in precision sample-and-hold and integrator circuits
Off Capacitance	2 pF source, 3 pF drain (typ.) - reduces capacitive loading and crosstalk in high-frequency signal paths
3 dB Bandwidth	720 MHz - supports high-speed communication signals up to ~450 Mbps NRZ without attenuation
On-Resistance	72 Ω typical (±5 V), 139 Ω typical (+5 V) - ensures low insertion loss for 50 Ω and 600 Ω systems
Leakage Current	< 0.25 nA at 85 °C - preserves accuracy in high-impedance sensor front-ends and battery-powered instrumentation
Supply Range	±2.7 V to ±5 V dual or +2.7 V to +12 V single - allows direct interface with legacy ±5 V logic and modern low-voltage microcontrollers

Pinout & Package

Package: 16-pin TSSOP (JEDEC MS-012), 4.9 mm × 3.9 mm × 1.2 mm body, lead pitch 0.65 mm. RoHS-compliant, halogen-free, moisture sensitivity level 1.

Pin/Terminal	Circuit Role	Design Meaning
IN1–IN4	Digital control input	CMOS/TTL-compatible; 2 V logic-high threshold at ±5 V, 1.4 V at +3 V - eliminates need for external level shifters
S1–S4	Switch source terminal	Bidirectional analog path; rail-to-rail voltage range (V− to V+) - supports unipolar and bipolar signal routing
D1–D4	Switch drain terminal	Paired with Sx to form independent SPST paths; matched capacitance and resistance critical for multiplexer settling
V+	Positive supply	Accepts +2.7 V to +12 V (single) or +5 V (dual); decoupling required within 1 cm for >100 MHz performance
V−	Negative supply	Accepts −2.7 V to −5 V (dual only); enables true bipolar signal switching without external bias networks
GND	Analog/digital reference	Common return for supplies and logic; separate ground plane recommended to minimize noise coupling
NC	No connect	Internally unconnected; must be left floating or tied to GND per layout guidelines - not usable as thermal pad

Key Features

Feature	Design Value
Rail-to-rail analog signal handling	Full V− to V+ range supported on all S/D terminals - eliminates clipping in ±5 V op-amp and ADC interfaces
Low charge injection (1 pC typ.)	Reduces hold-mode error in precision sample-and-hold circuits to < 10 µV for 1 nF hold capacitors
High off-isolation (−62 dB @ 10 MHz)	Prevents signal bleed between inactive channels in dense multiplexed data acquisition systems
Fast switching (t_ON/t_OFF = 27 ns/16 ns)	Enables sub-20 ns channel settling for 50 MSPS ADC sampling with minimal aperture jitter impact
Specified over −40 °C to +125 °C	Validated performance across automotive under-hood and industrial control environments without derating

Applications

Automated Test Equipment (ATE) Signal Routing	Precision Medical Data Acquisition
Use Scenario: Multiplexing multiple sensor inputs into a shared high-resolution ADC in modular ATE racks. IC Role / Device Role / Timing Role: Quad SPST switch isolating individual transducer channels during scan sequencing. Use Value: 720 MHz bandwidth and 90 dB crosstalk suppression maintain signal integrity across 10+ channel banks at 1 MSPS aggregate rate.	Use Scenario: Front-end switching of ECG, EEG, and EMG electrode pairs into low-noise instrumentation amplifiers. IC Role / Device Role / Timing Role: Channel-select switch enabling programmable gain and filter configuration per patient lead set. Use Value: 1 pC charge injection and < 0.25 nA leakage preserve microvolt-level biopotential fidelity over extended monitoring sessions.
High-Speed Communications Interface	Industrial Precision Sample-and-Hold Systems
Use Scenario: Selecting between differential clock sources or data lanes in FPGA-based protocol adaptors (e.g., PCIe ↔ SATA bridging). IC Role / Device Role / Timing Role: Low-capacitance signal path selector maintaining signal rise/fall times below 100 ps. Use Value: 2 pF off-capacitance and 720 MHz bandwidth prevent intersymbol interference in 3.125 Gbps serial links.	Use Scenario: Isolating the hold capacitor from input driver during acquisition phase in metrology-grade digitizers. IC Role / Device Role / Timing Role: Normally-open switch disconnecting amplifier output from hold capacitor to eliminate feedthrough error. Use Value: Guaranteed 2 V logic-high threshold ensures reliable turn-on even with marginal 3.3 V GPIO drivers in embedded controllers.

Automated Test Equipment (ATE) Signal Routing

Precision Medical Data Acquisition

Use Scenario: Multiplexing multiple sensor inputs into a shared high-resolution ADC in modular ATE racks.

IC Role / Device Role / Timing Role: Quad SPST switch isolating individual transducer channels during scan sequencing.

Use Value: 720 MHz bandwidth and 90 dB crosstalk suppression maintain signal integrity across 10+ channel banks at 1 MSPS aggregate rate.

Use Scenario: Front-end switching of ECG, EEG, and EMG electrode pairs into low-noise instrumentation amplifiers.

IC Role / Device Role / Timing Role: Channel-select switch enabling programmable gain and filter configuration per patient lead set.

Use Value: 1 pC charge injection and < 0.25 nA leakage preserve microvolt-level biopotential fidelity over extended monitoring sessions.

High-Speed Communications Interface

Industrial Precision Sample-and-Hold Systems

Use Scenario: Selecting between differential clock sources or data lanes in FPGA-based protocol adaptors (e.g., PCIe ↔ SATA bridging).

IC Role / Device Role / Timing Role: Low-capacitance signal path selector maintaining signal rise/fall times below 100 ps.

Use Value: 2 pF off-capacitance and 720 MHz bandwidth prevent intersymbol interference in 3.125 Gbps serial links.

Use Scenario: Isolating the hold capacitor from input driver during acquisition phase in metrology-grade digitizers.

IC Role / Device Role / Timing Role: Normally-open switch disconnecting amplifier output from hold capacitor to eliminate feedthrough error.

Use Value: Guaranteed 2 V logic-high threshold ensures reliable turn-on even with marginal 3.3 V GPIO drivers in embedded controllers.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad SPST analog switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX4612ESE+	Higher on-resistance (180 Ω max), lower bandwidth (300 MHz), wider TSSOP package (5.0 mm × 6.2 mm)	Less suitable for >500 MHz signal paths; requires larger PCB area	Choose when cost sensitivity outweighs speed and leakage requirements
ADG1412BRUZ	Lower leakage (15 pA typ. at 25 °C), higher supply voltage limit (±15 V), but slower t_ON (100 ns)	Better for ultra-low-current sensor conditioning; unsuitable for >10 MSPS multiplexing	Choose for sub-picoampere leakage-critical applications where speed is secondary

Compared with MAX4612ESE+ and ADG1412BRUZ, the DG612AEQ-T1-E3 uniquely balances 720 MHz bandwidth, 1 pC charge injection, and −40 °C to +125 °C operation in a compact TSSOP - making it optimal for space-constrained, high-fidelity ATE and medical signal chains requiring fast settling and minimal distortion.

Availability

DG612AEQ-T1-E3 is available at Aetrix Electronics and suitable for automated test equipment, precision medical instrumentation, and high-speed communications applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for DG612AEQ-T1-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Vishay Siliconix is a global leader in discrete semiconductors and passive components, specializing in high-reliability analog switches, MOSFETs, and power management devices for industrial, automotive, and computing markets.

The DG612AEQ-T1-E3 belongs to Vishay's DG61xA family of precision analog switches, engineered specifically for low-charge-injection, low-leakage, high-bandwidth signal routing in test and measurement and medical electronics.

FAQ

What is the maximum supply voltage rating for DG612AEQ-T1-E3?

The DG612AEQ-T1-E3 has an absolute maximum V+ to V− rating of 14 V. For dual-supply operation, it supports up to ±5 V (10 V total). In single-supply mode, V− is tied to GND and V+ may range from +2.7 V to +12 V. Operation beyond these limits risks permanent damage per Absolute Maximum Ratings table in Document 69904.

Does DG612AEQ-T1-E3 support rail-to-rail analog signal switching?

Yes, DG612AEQ-T1-E3 supports rail-to-rail analog signal handling: signals on Sx and Dx terminals may swing from V− to V+ without clipping or distortion. This capability is explicitly guaranteed in the datasheet's Analog Signal Range specification (–5 V to +5 V for ±5 V supplies, 0 V to +5 V for +5 V single supply), enabling direct interfacing with op-amps and ADCs operating at supply rails.

What is the logic polarity of DG612AEQ-T1-E3 control inputs?

DG612AEQ-T1-E3 uses active-high logic: a logic high (≥2 V at ±5 V, ≥1.4 V at +3 V) turns the corresponding switch ON (closed), while a logic low turns it OFF (open). This behavior is confirmed in the Truth Table on page 2 of Document 69904 and applies uniformly to IN1–IN4 inputs.

Is DG612AEQ-T1-E3 qualified for automotive temperature range?

Yes, DG612AEQ-T1-E3 is fully specified over –40 °C to +125 °C, meeting extended temperature requirements for under-hood and transmission-control applications. The datasheet provides complete parametric validation across this range, including on-resistance, leakage, and switching time - confirming suitability for AEC-Q100 Grade 1 environments when used within rated supply and signal limits.

What package variants are available for DG612AEQ-T1-E3?

DG612AEQ-T1-E3 is exclusively offered in the 16-pin TSSOP package (JEDEC MS-012). Other members of the DG612A family - such as DG612AEY-T1-E3 (SOIC) and DG612AEN-T1-E4 (miniQFN) - use different suffixes and footprints. The "EQ" suffix in DG612AEQ-T1-E3 explicitly denotes the TSSOP variant per Vishay's Ordering Information table on page 3 of Document 69904.

DG612AEQ-T1-E3 Specifications

Product attributes: Attribute value

Manufacturer:: Vishay Siliconix

Series:: -

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Switch Circuit:: SPST - NO

Multiplexer/Demultiplexer Circuit:: 1:1

Number of Circuits:: 4

On-State Resistance (Max):: 115Ohm

Channel-to-Channel Matching (ΔRon):: 700mOhm

Voltage - Supply, Single (V+):: 2.7V ~ 12V

Voltage - Supply, Dual (V±):: ±2.7V ~ 5V

Switch Time (Ton, Toff) (Max):: 55ns, 35ns

-3db Bandwidth:: 720MHz

Charge Injection:: 1pC

Channel Capacitance (CS(off), CD(off)):: 2pF, 3pF

Current - Leakage (IS(off)) (Max):: 100pA

Crosstalk:: -90dB @ 10MHz

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-TSSOP

DG612AEQ-T1-E3 FAQ

1.How can I place an order for DG612AEQ-T1-E3 through Aetrix?

Please submit a Request for Quotation (RFQ) for DG612AEQ-T1-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for DG612AEQ-T1-E3 reliable?

The price and inventory of DG612AEQ-T1-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG612AEQ-T1-E3 is usually 5 days.

3.What payment methods are accepted for DG612AEQ-T1-E3?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG612AEQ-T1-E3 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for DG612AEQ-T1-E3?

DG612AEQ-T1-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your DG612AEQ-T1-E3 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for DG612AEQ-T1-E3?

For technical support, including DG612AEQ-T1-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG612AEQ-T1-E3 requirements.

6.How does Aetrix verify that DG612AEQ-T1-E3 is sourced from the original manufacturer or authorized distributors?

All DG612AEQ-T1-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG612AEQ-T1-E3 meets industry standards.

7.What is the process for return or replacement of DG612AEQ-T1-E3?

All DG612AEQ-T1-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG612AEQ-T1-E3, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The DG612AEQ-T1-E3 part is unused and in its original packaging.

Return procedure for DG612AEQ-T1-E3:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-11 Comparator Circuit: Voltage Thresholds, Op-Amp Differences, LM393 and Practical Design

Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …