Vishay Siliconix DG612AEY-T1-E3
- Part No.:
- DG612AEY-T1-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG612AEY-T1-E3.pdf
- Description:
- IC SW SPST-NOX4 115OHM 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,507
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG612AEY-T1-E3 from Vishay Siliconix is a quad SPST analog switch with normally open configuration, designed for precision signal routing in high-speed and low-leakage applications. It delivers 115 Ω max on-resistance at ±5 V, 1 pC typical charge injection, 720 MHz 3 dB bandwidth, and operates across -40 °C to +125 °C - ideal for automated test equipment and medical instrumentation front-end signal paths.
For engineers reviewing the DG612AEY-T1-E3 datasheet, DG612AEY-T1-E3 pinout, DG612AEY-T1-E3 application, or DG612AEY-T1-E3 equivalent, key selection criteria include rail-to-rail analog handling, sub-100 pA leakage at 85 °C, dual-supply (±2.7 V to ±5 V) or single-supply (2.7 V to 12 V) compatibility, and guaranteed 2 V logic-high threshold at +5 V/±5 V operation.
Technical Context
The DG612AEY-T1-E3 implements four independent, bidirectional SPST switches with complementary logic control (logic '0' = off, '1' = on), optimized for minimal signal distortion in both directions. Its CMOS/TTL-compatible inputs support 2.5 V logic levels, and internal protection diodes clamp analog signals exceeding V+ or V−.
Specified fully at +3 V, +5 V, and ±5 V supplies, it maintains <0.25 nA leakage at 85 °C and achieves 27 ns turn-on / 16 ns turn-off times under RL = 300 Ω, CL = 35 pF conditions - enabling use in high-fidelity sample-and-hold and data acquisition systems requiring fast settling and low crosstalk (-90 dB at 10 MHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Signal Range | Rail-to-rail: -5 V to +5 V (dual supply) or 0 V to +5 V (single supply) - supports full dynamic range of connected ADCs or amplifiers without level-shifting. |
| On-Resistance (RON) | ≤115 Ω max at ±5 V, IS = 1 mA - ensures minimal gain error and voltage drop in precision sensor or DAC output switching. |
| Charge Injection | 1 pC typical - reduces pedestal error in sample-and-hold circuits and preserves DC accuracy in high-resolution data acquisition. |
| 3 dB Bandwidth | 720 MHz - enables clean switching of RF or high-speed digital clock signals up to ~450 Mbps without significant attenuation. |
| Off Isolation | -62 dB at 10 MHz - suppresses coupling between inactive channels, critical for multi-channel multiplexed instrumentation. |
| Leakage Current | <0.25 nA at 85 °C - prevents drift in high-impedance sensor interfaces and long-integration-time measurement systems. |
| Supply Range | Single: 2.7 V to 12 V; Dual: ±2.7 V to ±5 V - allows flexible integration into mixed-voltage industrial and portable systems. |
Pinout & Package
Package: 16-pin narrow SOIC (JEDEC MS-012), body size 9.9 mm × 3.9 mm × 1.45 mm, RoHS-compliant, halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1–IN4 | Digital control input | Active-high logic inputs controlling respective switches; guaranteed 2 V high threshold at +5 V/±5 V supply. |
| S1–S4 | Switch source terminal | Analog input node for each SPST switch; bidirectional, rail-to-rail capable, clamped by internal ESD diodes. |
| D1–D4 | Switch drain terminal | Analog output node; electrically identical to Sx in conduction, matched capacitance (CS(off) = CD(off) ≈ 2–3 pF). |
| V+ | Positive supply rail | Accepts 2.7–12 V (unipolar) or +2.7 to +5 V (bipolar); powers internal logic and switch driver circuitry. |
| V− | Negative supply rail | Required for dual-supply operation (−2.7 to −5 V); enables true bipolar analog signal handling. |
| GND | Ground reference | Logic ground and substrate reference; separate from analog return paths in layout-sensitive designs. |
| NC | No-connect | Internally unconnected pin; must be left floating or tied to GND per PCB layout best practices. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail analog signal handling | Supports full-swing signals from V− to V+ without clipping or distortion, preserving integrity in wide-dynamic-range systems. |
| Low charge injection (1 pC typ.) | Minimizes voltage glitch on hold capacitors, directly improving DC accuracy and settling time in precision sample-and-hold stages. |
| High off-isolation (−62 dB @ 10 MHz) | Prevents signal bleed-through between channels during multiplexing, essential for multi-sensor data acquisition with >80 dB SNR. |
| Fast switching (27 ns ton / 16 ns toff) | Enables high-throughput channel scanning at >10 MSPS in automated test equipment without timing bottlenecks. |
| Extended temperature range (−40 °C to +125 °C) | Validated for under-hood automotive, industrial PLC, and downhole instrumentation where ambient thermal stress exceeds commercial limits. |
Applications
| Precision Instrumentation | Medical Instrumentation |
|---|---|
Use Scenario: Multiplexing low-level sensor outputs (e.g., thermocouples, strain gauges) into a high-resolution ADC in benchtop analyzers. IC Role / Device Role / Timing Role: Quad SPST switch providing isolated, low-leakage signal routing with minimal offset drift and charge injection. Use Value: Enables 24-bit effective resolution by limiting pedestal error to <1 µV and maintaining <0.25 nA leakage at elevated temperatures. | Use Scenario: Routing ECG electrode signals through programmable gain and filter stages in portable patient monitors. IC Role / Device Role / Timing Role: Bidirectional analog switch isolating front-end amplifiers from ADC inputs while preserving signal fidelity. Use Value: 720 MHz bandwidth ensures flat frequency response up to 100 kHz, meeting IEC 60601-2-27 ECG bandwidth requirements. |
| Automated Test Equipment | High-End Data Acquisition |
Use Scenario: Channel selection in PXI-based semiconductor ATE systems performing parametric testing at >1 MSPS. IC Role / Device Role / Timing Role: High-speed SPST switch enabling rapid reconfiguration of DUT interface paths with deterministic timing. Use Value: 27 ns turn-on time and <2 ns channel-to-channel skew allow synchronized sampling across 16+ channels within 50 ns windows. | Use Scenario: Input multiplexing for 16-channel, 1 MS/s simultaneous-sampling DAQ modules used in vibration analysis. IC Role / Device Role / Timing Role: Low-capacitance (2 pF CS(off)) analog switch minimizing loading on anti-alias filters and preserving phase coherence. Use Value: 90 dB crosstalk at 10 MHz prevents inter-channel interference, supporting >100 dB SFDR in FFT-based spectral analysis. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad SPST analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4612ESE+ | Higher RON (180 Ω max), lower bandwidth (300 MHz), wider SOIC package (5.3 mm vs. 3.9 mm). | Less suitable for >500 kSPS data acquisition due to slower settling and higher distortion. | Choose when cost sensitivity outweighs speed/leakage requirements and board space permits larger footprint. |
| ADG1412BRUZ | Lower leakage (10 pA typ. at 25 °C), but narrower temp range (−40 °C to +105 °C), no 125 °C rating. | Not qualified for extended-temperature industrial or automotive under-hood use. | Prefer for ultra-low-leakage lab-grade instruments where 125 °C operation is unnecessary. |
Compared with MAX4612ESE+ and ADG1412BRUZ, DG612AEY-T1-E3 uniquely balances 1 pC charge injection, 720 MHz bandwidth, and full −40 °C to +125 °C qualification - making it optimal for high-reliability, high-fidelity multiplexing where thermal robustness and signal integrity are co-critical.
Availability
DG612AEY-T1-E3 is available at Aetrix Electronics and suitable for precision instrumentation, automated test equipment, and medical instrumentation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for DG612AEY-T1-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global leader in discrete semiconductors and passive components, specializing in high-performance analog switches, MOSFETs, and power management devices with emphasis on reliability and precision.
The DG612AEY-T1-E3 belongs to the DG61xA family of precision analog switches engineered for low-distortion, high-bandwidth signal routing in test, measurement, and medical systems demanding rail-to-rail operation and minimal charge injection.
FAQ
What is the maximum supply voltage rating for DG612AEY-T1-E3?
The absolute maximum rating for DG612AEY-T1-E3 is V+ to V− = 14 V. For continuous operation, it is fully specified at single supplies from 2.7 V to 12 V and dual supplies from ±2.7 V to ±5 V. Exceeding ±5 V on dual rails or 12 V on single supply risks permanent damage per Absolute Maximum Ratings table.
Does DG612AEY-T1-E3 support rail-to-rail analog signal switching?
Yes, DG612AEY-T1-E3 supports true rail-to-rail analog signal handling: signals can swing from V− to V+ without clipping. This is confirmed in the "Analog Signal Range" specification (−5 V to +5 V for dual supply, 0 V to +5 V for single supply), and applies to all four SPST switches in the DG612AEY-T1-E3 device.
What is the logic polarity of DG612AEY-T1-E3 control inputs?
DG612AEY-T1-E3 has active-high logic control: a logic '1' (≥2 V at +5 V/±5 V supply, ≥1.4 V at +3 V supply) turns the corresponding switch ON, and a logic '0' turns it OFF. This is defined in the Truth Table for DG612A and verified across all operating conditions in the Digital Control section of the datasheet.
Can DG612AEY-T1-E3 operate from a single 3 V supply?
Yes, DG612AEY-T1-E3 is fully specified for single-supply operation at +3 V (V− = 0 V). At this supply, it delivers analog signal range 0 V to +3 V, on-resistance ≤300 Ω max, charge injection 2.3 pC, and 550 MHz 3 dB bandwidth - all validated over −40 °C to +125 °C per the Unipolar Supplies (V+ = +3 V) specifications table.
Is DG612AEY-T1-E3 pin-compatible with older DG612 variants?
Yes, DG612AEY-T1-E3 shares identical pinout, package (16-pin narrow SOIC), and electrical behavior with legacy DG612 versions including DG612Y. The 'A' suffix denotes improved performance (e.g., lower charge injection, tighter RON matching), but mechanical and functional compatibility is maintained - allowing direct replacement in existing designs without layout changes.
DG612AEY-T1-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NO
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 115Ohm
- Channel-to-Channel Matching (ΔRon):
- 700mOhm
- Voltage - Supply, Single (V+):
- 2.7V ~ 12V
- Voltage - Supply, Dual (V±):
- ±2.7V ~ 5V
- Switch Time (Ton, Toff) (Max):
- 55ns, 35ns
- -3db Bandwidth:
- 720MHz
- Charge Injection:
- 1pC
- Channel Capacitance (CS(off), CD(off)):
- 2pF, 3pF
- Current - Leakage (IS(off)) (Max):
- 100pA
- Crosstalk:
- -90dB @ 10MHz
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG612AEY-T1-E3 FAQ
1.How can I place an order for DG612AEY-T1-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG612AEY-T1-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG612AEY-T1-E3 reliable?
The price and inventory of DG612AEY-T1-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG612AEY-T1-E3 is usually 5 days.
3.What payment methods are accepted for DG612AEY-T1-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG612AEY-T1-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG612AEY-T1-E3?
DG612AEY-T1-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG612AEY-T1-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG612AEY-T1-E3?
For technical support, including DG612AEY-T1-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG612AEY-T1-E3 requirements.
6.How does Aetrix verify that DG612AEY-T1-E3 is sourced from the original manufacturer or authorized distributors?
All DG612AEY-T1-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG612AEY-T1-E3 meets industry standards.
7.What is the process for return or replacement of DG612AEY-T1-E3?
All DG612AEY-T1-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG612AEY-T1-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG612AEY-T1-E3 part is unused and in its original packaging.
Return procedure for DG612AEY-T1-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG612AEY-T1-E3 Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

