Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Analog Switches, Multiplexers, Demultiplexers

Vishay Siliconix DG612EEN-T1-GE4

Name: DG612EEN-T1-GE4
Brand: Vishay Siliconix
SKU: DG612EEN-T1-GE4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: DG612EEN-T1-GE4

Manufacturer:: Vishay Siliconix

Category:: Analog Switches, Multiplexers, Demultiplexers

Package:: 16-UFQFN

Datasheet:: DG612EEN-T1-GE4.pdf

Description:: IC SW SPST-NOX4 115OHM 16MINIQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,509

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

DG612EEN-T1-GE4 from Vishay Siliconix is a quad SPST analog switch with normally open (NO) configuration, designed for precision signal routing in high-speed, low-distortion applications. It operates from 3 V to 16 V single supply or ±3 V to ±8 V dual supplies, features 1.4 pC typical charge injection, 3 pF off-capacitance, 1 GHz 3 dB bandwidth, and supports rail-to-rail analog signal handling across -40 °C to +125 °C.

For engineers reviewing the DG612EEN-T1-GE4 datasheet, DG612EEN-T1-GE4 pinout, DG612EEN-T1-GE4 application, or DG612EEN-T1-GE4 equivalent, key selection criteria include guaranteed 2 V logic-high compatibility at +5 V/±5 V, sub-50 ns turn-on time, <0.25 nA leakage at 85 °C, and miniQFN-16 package suitability for space-constrained instrumentation and data acquisition systems.

Technical Context

The DG612EEN-T1-GE4 implements four independent, bidirectional analog switches with complementary control logic: logic high enables conduction (ON), logic low disables (OFF). Its CMOS/TTL-compatible inputs support 1.4 V logic-high threshold at +3 V supply and 2 V at +5 V/±5 V, enabling direct interfacing with microcontrollers and FPGAs without level-shifting.

Internally, the device uses a low-threshold, matched-pair MOSFET architecture to achieve flat on-resistance (<30 Ω variation over full analog range at +5 V), excellent channel isolation (-59 dB at 10 MHz), and minimal crosstalk (-74 dB at 10 MHz), making it suitable for multiplexing sensitive analog signals in mixed-signal test and measurement systems.

Key Specifications

Parameter	Value and Actual Design Meaning
Switch Type	Quad SPST, normally open (NO) - all four switches conduct only when control input is logic high
Supply Range	3 V to 16 V single supply or ±3 V to ±8 V dual supply - fully specified at +3 V, +5 V, and ±5 V
Charge Injection	1.4 pC typ. - minimizes voltage glitch in sample-and-hold and ADC front-end circuits
Bandwidth	1 GHz (3 dB) - supports high-speed video, RF sampling, and broadband communication signal paths
On-Resistance	72 Ω typ. at ±5 V - ensures low insertion loss and minimal signal attenuation in precision analog chains
Leakage Current	<0.25 nA max. at 85 °C - preserves accuracy in high-impedance sensor interfaces and long-hold-time integrators
Off Capacitance	3 pF typ. (CS(off)/CD(off)) - reduces feedthrough and maintains channel isolation above 10 MHz

Pinout & Package

Package: 16-pin miniQFN (1.8 mm × 2.6 mm, 0.55 mm height), leadless, exposed thermal pad, RoHS-compliant.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 3, 4	IN1–IN4	Digital control inputs - active-high logic; drive internal gate of respective switch
5, 6, 10, 11	S1–S4	Switch source terminals - analog inputs/outputs; bidirectional, rail-to-rail capable
7, 8, 14, 15	D1–D4	Switch drain terminals - analog inputs/outputs; paired with S1–S4 for SPST path
9	V+	Positive supply rail - connects to +3 V to +16 V (single) or +3 V to +8 V (dual)
12	V−	Negative supply rail - connects to GND (single) or −3 V to −8 V (dual)
13	GND	Ground reference - return path for digital logic and substrate bias
16	NC	No connect - internally unconnected; must be left floating or tied to GND per layout guidelines

Key Features

Feature	Design Value
Rail-to-rail analog operation	Supports full-swing signals from V− to V+ without clipping - essential for ±5 V op-amp interfaces and unipolar/bipolar data acquisition
Low 1.4 pC charge injection	Reduces hold-step error in sample-and-hold circuits to <1 LSB for 16-bit+ systems using 1 nF hold capacitors
1 GHz 3 dB bandwidth	Enables clean switching of HD video, USB 2.0 differential pairs, and IF signals up to 500 MHz without significant amplitude roll-off
−74 dB crosstalk @ 10 MHz	Prevents signal coupling between adjacent channels in multi-channel DAQ and medical EEG amplifiers
−40 °C to +125 °C operation	Qualified for automotive under-hood, industrial PLC I/O modules, and aerospace avionics where extended temperature stability is required

Applications

Precision Instrumentation	Medical Instrumentation
Use Scenario: Multiplexing low-level thermocouple or strain gauge signals into a 24-bit sigma-delta ADC. IC Role / Device Role / Timing Role: Quad SPST NO switch routes four independent sensor outputs to shared ADC front-end while maintaining signal integrity. Use Value: 1.4 pC charge injection and <0.25 nA leakage prevent baseline drift and offset accumulation during long integration cycles.	Use Scenario: Selecting among multiple ECG electrode leads in a portable patient monitor. IC Role / Device Role / Timing Role: Bidirectional analog switch isolates unused electrodes to reduce noise pickup and common-mode interference. Use Value: Rail-to-rail operation handles ±2.5 V ECG signals directly; −74 dB crosstalk prevents cross-channel artifact propagation.
Automated Test Equipment	High-Speed Communications
Use Scenario: Reconfiguring stimulus/sense paths in a PXI-based semiconductor ATE system. IC Role / Device Role / Timing Role: High-bandwidth SPST switch enables fast, repeatable routing of calibration references and DUT signals. Use Value: 1 GHz bandwidth and 23 ns t_ON support >100 MS/s switching rates for dynamic test pattern generation.	Use Scenario: Signal path selection in a 100 Mbps Ethernet PHY interface or HDMI auxiliary channel switcher. IC Role / Device Role / Timing Role: Low-capacitance analog switch toggles between redundant clock/data lanes or debug monitors. Use Value: 3 pF off-capacitance and −59 dB off-isolation minimize signal degradation and maintain eye diagram integrity at 100 MHz.

Precision Instrumentation

Medical Instrumentation

Use Scenario: Multiplexing low-level thermocouple or strain gauge signals into a 24-bit sigma-delta ADC.

IC Role / Device Role / Timing Role: Quad SPST NO switch routes four independent sensor outputs to shared ADC front-end while maintaining signal integrity.

Use Value: 1.4 pC charge injection and <0.25 nA leakage prevent baseline drift and offset accumulation during long integration cycles.

Use Scenario: Selecting among multiple ECG electrode leads in a portable patient monitor.

IC Role / Device Role / Timing Role: Bidirectional analog switch isolates unused electrodes to reduce noise pickup and common-mode interference.

Use Value: Rail-to-rail operation handles ±2.5 V ECG signals directly; −74 dB crosstalk prevents cross-channel artifact propagation.

Automated Test Equipment

High-Speed Communications

Use Scenario: Reconfiguring stimulus/sense paths in a PXI-based semiconductor ATE system.

IC Role / Device Role / Timing Role: High-bandwidth SPST switch enables fast, repeatable routing of calibration references and DUT signals.

Use Value: 1 GHz bandwidth and 23 ns t_ON support >100 MS/s switching rates for dynamic test pattern generation.

Use Scenario: Signal path selection in a 100 Mbps Ethernet PHY interface or HDMI auxiliary channel switcher.

IC Role / Device Role / Timing Role: Low-capacitance analog switch toggles between redundant clock/data lanes or debug monitors.

Use Value: 3 pF off-capacitance and −59 dB off-isolation minimize signal degradation and maintain eye diagram integrity at 100 MHz.

Equivalent & Alternatives

The following parts are listed as comparable options for similar analog switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX4617ESE+	Quad SPST NO, 85 Ω R_DS(on), 2.5 pC charge injection, SO-16 package	Higher on-resistance and charge injection; rated only to +85 °C	Select when SOIC footprint is mandatory and extended temperature range is not required
ADG1412BRUZ	Quad SPST NO, 1.8 Ω R_DS(on), 20 pC charge injection, TSSOP-16, ±15 V max	Lower on-resistance but higher charge injection; wider supply range but larger package	Select for ultra-low-loss DC-coupled paths where speed and leakage are secondary to conduction efficiency

Compared with MAX4617ESE+ and ADG1412BRUZ, the DG612EEN-T1-GE4 delivers superior combination of low charge injection (1.4 pC), high bandwidth (1 GHz), and extended temperature rating (−40 °C to +125 °C) in the smallest footprint (miniQFN-16), making it optimal for portable, high-precision, and thermally demanding applications.

Availability

DG612EEN-T1-GE4 is available at Aetrix Electronics and suitable for precision instrumentation, automated test equipment, and medical instrumentation requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.

Supply support for DG612EEN-T1-GE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Vishay Siliconix is a global leader in discrete semiconductors and passive components, specializing in high-performance analog switches, MOSFETs, diodes, and power ICs for industrial, automotive, and computing markets.

The DG612EEN-T1-GE4 belongs to Vishay's DG61xE family of precision analog switches, engineered specifically for low-glitch, high-bandwidth signal routing in test and measurement, medical diagnostics, and high-fidelity data acquisition systems.

FAQ

What is the maximum operating temperature range for the DG612EEN-T1-GE4?

The DG612EEN-T1-GE4 is fully specified from −40 °C to +125 °C, with guaranteed performance across this extended industrial temperature range. This includes validated parameters such as on-resistance, leakage current, and switching time at both extremes, making DG612EEN-T1-GE4 suitable for under-hood automotive sensors and industrial control environments where thermal robustness is critical.

Does the DG612EEN-T1-GE4 support dual-supply operation?

Yes, the DG612EEN-T1-GE4 supports dual-supply operation from ±3 V to ±8 V. It is fully characterized at ±5 V, delivering 72 Ω typical on-resistance, 1.4 pC charge injection, and −59 dB off-isolation. Dual-supply mode enables true bipolar signal handling (e.g., ±2.5 V audio or sensor signals) without level-shifting circuitry, preserving dynamic range and DC accuracy in DG612EEN-T1-GE4 implementations.

What is the logic polarity of the DG612EEN-T1-GE4 control inputs?

The DG612EEN-T1-GE4 has active-high logic control: a logic high on IN1–IN4 turns the corresponding SPST switch ON (closed), while a logic low turns it OFF (open). This matches standard TTL/CMOS output drivers and eliminates need for external inverters. Logic thresholds are guaranteed at 1.4 V min. for +3 V supply and 2 V min. for +5 V/±5 V supplies - confirmed in DG612EEN-T1-GE4 datasheet Section 4.

Can the DG612EEN-T1-GE4 be used in sample-and-hold circuits?

Yes, the DG612EEN-T1-GE4 is explicitly optimized for sample-and-hold applications due to its 1.4 pC typical charge injection, 3 pF off-capacitance, and rail-to-rail analog capability. These parameters minimize hold-mode voltage step error and droop, supporting accurate acquisition in 16-bit+ data converters. The DG612EEN-T1-GE4 datasheet cites "sample and hold applications" in its official Applications list (Page 1).

Is the miniQFN-16 package of DG612EEN-T1-GE4 compatible with standard reflow profiles?

Yes, the DG612EEN-T1-GE4 miniQFN-16 package is qualified for standard lead-free reflow soldering per JEDEC J-STD-020. Vishay provides recommended pad layouts and thermal profiles in Application Note AN826 and Package Document 64694. The exposed thermal pad requires proper stencil design and solder paste volume to ensure reliable interconnection - critical for thermal performance and mechanical reliability of DG612EEN-T1-GE4 in high-density PCBs.

DG612EEN-T1-GE4 Specifications

Product attributes: Attribute value

Manufacturer:: Vishay Siliconix

Series:: -

Packaging:: Tape & Reel (TR)

Product Status:: Active

Switch Circuit:: SPST - NO

Multiplexer/Demultiplexer Circuit:: 1:1

Number of Circuits:: 4

On-State Resistance (Max):: 115Ohm

Channel-to-Channel Matching (ΔRon):: 600mOhm

Voltage - Supply, Single (V+):: 3V ~ 12V

Voltage - Supply, Dual (V±):: ±3V ~ 5V

Switch Time (Ton, Toff) (Max):: 50ns, 35ns

-3db Bandwidth:: 1GHz

Charge Injection:: 1.4pC

Channel Capacitance (CS(off), CD(off)):: 3pF, 3pF

Current - Leakage (IS(off)) (Max):: 100pA

Crosstalk:: -74dB @ 10MHz

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-miniQFN (1.8x2.6)

DG612EEN-T1-GE4 FAQ

1.How can I place an order for DG612EEN-T1-GE4 through Aetrix?

Please submit a Request for Quotation (RFQ) for DG612EEN-T1-GE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for DG612EEN-T1-GE4 reliable?

The price and inventory of DG612EEN-T1-GE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG612EEN-T1-GE4 is usually 5 days.

3.What payment methods are accepted for DG612EEN-T1-GE4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG612EEN-T1-GE4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for DG612EEN-T1-GE4?

DG612EEN-T1-GE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your DG612EEN-T1-GE4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for DG612EEN-T1-GE4?

For technical support, including DG612EEN-T1-GE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG612EEN-T1-GE4 requirements.

6.How does Aetrix verify that DG612EEN-T1-GE4 is sourced from the original manufacturer or authorized distributors?

All DG612EEN-T1-GE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG612EEN-T1-GE4 meets industry standards.

7.What is the process for return or replacement of DG612EEN-T1-GE4?

All DG612EEN-T1-GE4 units undergo pre-shipment inspection (PSI). If there is an issue with DG612EEN-T1-GE4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The DG612EEN-T1-GE4 part is unused and in its original packaging.

Return procedure for DG612EEN-T1-GE4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-11 Comparator Circuit: Voltage Thresholds, Op-Amp Differences, LM393 and Practical Design

Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …