Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Analog Switches, Multiplexers, Demultiplexers

Vishay Siliconix DG612EEQ-T1-GE3

Name: DG612EEQ-T1-GE3
Brand: Vishay Siliconix
SKU: DG612EEQ-T1-GE3
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: DG612EEQ-T1-GE3

Manufacturer:: Vishay Siliconix

Category:: Analog Switches, Multiplexers, Demultiplexers

Package:: 16-TSSOP (0.173", 4.40mm Width)

Datasheet:: DG612EEQ-T1-GE3.pdf

Description:: IC SW SPST-NOX4 115OHM 16TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,888

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

DG612EEQ-T1-GE3 from Vishay Siliconix is a quad SPST analog switch with normally open (NO) configuration, designed for precision signal routing in high-speed, low-distortion applications. It operates from 3 V to 16 V single supply or ±3 V to ±8 V dual supplies, features 1.4 pC typical charge injection, 3 pF off-capacitance, 1 GHz 3 dB bandwidth, and supports rail-to-rail analog signal handling across –40 °C to +125 °C.

For engineers reviewing the DG612EEQ-T1-GE3 datasheet, DG612EEQ-T1-GE3 pinout, DG612EEQ-T1-GE3 application, or DG612EEQ-T1-GE3 equivalent, key selection criteria include guaranteed 2 V logic-high compatibility at +5 V/±5 V, <0.25 nA leakage at 85 °C, on-resistance flatness of 20 Ω (typ.) under ±5 V, and TSSOP-16 package suitability for space-constrained instrumentation layouts.

Technical Context

The DG612EEQ-T1-GE3 implements four independent, bidirectional analog switches with complementary control logic: logic high enables conduction (ON), logic low disables (OFF). Its CMOS/TTL-compatible inputs guarantee switching thresholds of 2 V (min.) at +5 V supply and 1.4 V (min.) at +3 V supply.

Designed for wide-supply flexibility, it maintains full specification at +3 V, +5 V, and ±5 V, with dynamic performance including 23 ns turn-on / 14 ns turn-off times (±5 V), –59 dB off-isolation and –74 dB crosstalk at 10 MHz, and total harmonic distortion of 0.13 % at 1 VRMS over 20 Hz–20 kHz.

Key Specifications

Parameter	Value and Actual Design Meaning
Switch Configuration	Quad SPST, normally open (NO) - all four switches conduct only when control input is logic high
Supply Range	3 V to 16 V single supply or ±3 V to ±8 V dual supply - enables direct interface with 3.3 V, 5 V, and ±5 V systems without level shifting
Charge Injection	1.4 pC (typ.) - minimizes voltage glitch in sample-and-hold and precision ADC front-end circuits
Bandwidth	1 GHz (3 dB) - supports high-speed communication signals up to ~500 Mbps without significant attenuation
On-Resistance	72 Ω (typ., ±5 V) - ensures low insertion loss and minimal signal attenuation for audio and sensor signals
Leakage Current	<0.25 nA (max., 85 °C) - preserves accuracy in high-impedance medical sensor and instrumentation nodes
Off Capacitance	3 pF (typ., source/drain) - reduces capacitive loading and crosstalk in multi-channel multiplexed systems

Pinout & Package

Package: 16-pin TSSOP (JEDEC MO-153, 4.4 mm × 5.0 mm × 1.2 mm), lead pitch 0.65 mm, RoHS-compliant, matte tin lead finish.

Pin	Circuit Role	Design Meaning
1, 2, 3, 4	IN1–IN4	Digital control inputs - active-high logic; each independently enables its corresponding switch
5, 7, 10, 12	S1–S4	Switch source terminals - analog inputs/outputs; bidirectional, rail-to-rail capable
6, 8, 11, 13	D1–D4	Switch drain terminals - analog inputs/outputs; matched impedance and capacitance to sources
9	GND	Analog/digital ground reference - must be low-impedance connection to minimize noise coupling
14	V−	Negative supply rail - required for dual-supply operation; tied to GND for single-supply use
15	V+	Positive supply rail - powers analog and digital sections; decoupling capacitor required
16	NC	No connect - internally unused; must remain unconnected per datasheet

Key Features

Feature	Design Value
Rail-to-rail analog signal handling	Supports full-swing signals from V− to V+ - eliminates clipping in ±5 V op-amp interfaces and sensor conditioning stages
Low 1.4 pC charge injection	Reduces hold-mode error in precision sample-and-hold circuits to sub-mV levels without external correction
Guaranteed 2 V logic-high threshold (+5 V)	Ensures reliable switching with standard 3.3 V CMOS outputs driving 5 V analog rails - no level shifter needed
–74 dB crosstalk at 10 MHz	Enables simultaneous high-frequency channel switching in multi-signal ATE without inter-channel interference
Specified from –40 °C to +125 °C	Validates performance in automotive engine control units and industrial PLC I/O modules without derating

Applications

Precision Instrumentation	Medical Instrumentation
Use Scenario: High-resolution multichannel data acquisition in benchtop DMMs and oscilloscope front-ends. IC Role / Device Role: Quad SPST switch routing analog inputs to shared PGA and ADC path while minimizing offset drift and THD. Use Value: 1.4 pC charge injection and 0.13 % THD preserve DC accuracy and AC fidelity across 16-bit+ measurement systems.	Use Scenario: Multiplexing biopotential signals (ECG, EEG) in portable patient monitors. IC Role / Device Role: Low-leakage (<0.25 nA), high-isolation analog switch isolating electrode inputs during channel scanning. Use Value: –59 dB off-isolation and 3 pF off-capacitance prevent cross-talk between differential leads at 0.01–100 Hz bandwidths.
Automated Test Equipment	High-Speed Communications
Use Scenario: Signal path reconfiguration in PXI-based functional test systems for mixed-signal ICs. IC Role / Device Role: Fast-switching (23 ns t_ON) quad selector enabling programmable stimulus/response routing across DUT pins. Use Value: 1 GHz bandwidth and –74 dB crosstalk support clean 100+ MHz clock and data line switching without jitter degradation.	Use Scenario: RF front-end signal conditioning in broadband cable modem and DOCSIS 4.0 PHY layers. IC Role / Device Role: Low-capacitance analog switch enabling dynamic filter bank selection and antenna path tuning. Use Value: 3 pF off-capacitance and 72 Ω R_DS(on) maintain impedance match and insertion loss below 0.5 dB up to 800 MHz.

Precision Instrumentation

Medical Instrumentation

Use Scenario: High-resolution multichannel data acquisition in benchtop DMMs and oscilloscope front-ends.

IC Role / Device Role: Quad SPST switch routing analog inputs to shared PGA and ADC path while minimizing offset drift and THD.

Use Value: 1.4 pC charge injection and 0.13 % THD preserve DC accuracy and AC fidelity across 16-bit+ measurement systems.

Use Scenario: Multiplexing biopotential signals (ECG, EEG) in portable patient monitors.

IC Role / Device Role: Low-leakage (<0.25 nA), high-isolation analog switch isolating electrode inputs during channel scanning.

Use Value: –59 dB off-isolation and 3 pF off-capacitance prevent cross-talk between differential leads at 0.01–100 Hz bandwidths.

Automated Test Equipment

High-Speed Communications

Use Scenario: Signal path reconfiguration in PXI-based functional test systems for mixed-signal ICs.

IC Role / Device Role: Fast-switching (23 ns t_ON) quad selector enabling programmable stimulus/response routing across DUT pins.

Use Value: 1 GHz bandwidth and –74 dB crosstalk support clean 100+ MHz clock and data line switching without jitter degradation.

Use Scenario: RF front-end signal conditioning in broadband cable modem and DOCSIS 4.0 PHY layers.

IC Role / Device Role: Low-capacitance analog switch enabling dynamic filter bank selection and antenna path tuning.

Use Value: 3 pF off-capacitance and 72 Ω R_DS(on) maintain impedance match and insertion loss below 0.5 dB up to 800 MHz.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad SPST analog switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX4617ESE+	Higher on-resistance (100 Ω typ. at +5 V), lower bandwidth (300 MHz), same TSSOP-16 package	Less suitable for >500 Mbps signal routing; better for cost-sensitive, lower-speed industrial I/O	Select when budget constraints outweigh bandwidth and charge injection requirements
ADG1412BRUZ	Lower on-resistance (1.8 Ω typ.), higher supply range (±15 V), but larger 16-lead TSSOP (6.1 mm × 4.4 mm) and 2.5× higher charge injection (3.5 pC)	Better for high-voltage industrial sensors; less optimal for ultra-low-glitch sample-and-hold	Select when low R_DS(on) and high-voltage tolerance are critical, and 3.5 pC charge injection is acceptable

Compared with MAX4617ESE+ and ADG1412BRUZ, DG612EEQ-T1-GE3 delivers superior high-frequency integrity (1 GHz vs. ≤300 MHz), lowest charge injection (1.4 pC vs. ≥3.5 pC), and tighter on-resistance matching - making it optimal for precision, high-speed multiplexing where signal fidelity and timing accuracy are non-negotiable.

Availability

DG612EEQ-T1-GE3 is available at Aetrix Electronics and suitable for precision instrumentation, medical diagnostics equipment, and automated test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for DG612EEQ-T1-GE3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Vishay Siliconix is a global leader in discrete semiconductors and passive components, specializing in high-performance analog switches, MOSFETs, diodes, and power ICs for demanding industrial and automotive applications.

The DG612EEQ-T1-GE3 belongs to Vishay's DG61xE family of precision analog switches, engineered specifically for low-glitch, high-bandwidth signal routing in test, measurement, and medical systems where accuracy, speed, and reliability are paramount.

FAQ

What is the maximum operating temperature range for the DG612EEQ-T1-GE3?

The DG612EEQ-T1-GE3 is fully specified from –40 °C to +125 °C, with guaranteed performance across this extended industrial temperature range. This includes validated parameters such as on-resistance, leakage current, and switching time - making DG612EEQ-T1-GE3 suitable for under-hood automotive modules and high-temperature industrial controllers without thermal derating.

Can the DG612EEQ-T1-GE3 operate from a single 3.3 V supply?

Yes, the DG612EEQ-T1-GE3 supports single-supply operation down to +3 V. At +3.3 V, it guarantees logic-high recognition at 1.4 V (min.) and maintains 305 Ω typical on-resistance. The device also meets leakage specifications (<0.25 nA at 85 °C) and retains 830 MHz bandwidth - confirming robust functionality in modern low-voltage embedded systems using DG612EEQ-T1-GE3.

Is the DG612EEQ-T1-GE3 pin-compatible with the legacy DG612 series?

Yes, DG612EEQ-T1-GE3 is a direct replacement for the original DG612 in TSSOP-16 packaging, sharing identical pinout, electrical characteristics, and footprint. The "E" suffix denotes enhanced performance (lower charge injection, improved leakage), while "GE3" indicates green, halogen-free, RoHS-compliant construction - all without PCB layout changes required for DG612EEQ-T1-GE3 integration.

What is the significance of the NC (pin 16) on the DG612EEQ-T1-GE3?

Pin 16 of the DG612EEQ-T1-GE3 is designated NC (No Connect) - an internally unconnected terminal. Per Vishay's datasheet, it must remain unconnected on the PCB to avoid unintended coupling or ESD susceptibility. Unlike some variants, DG612EEQ-T1-GE3 does not repurpose this pin for thermal pad or bias functions; leaving it floating or grounded violates the recommended layout for DG612EEQ-T1-GE3.

How does the DG612EEQ-T1-GE3 handle analog signals exceeding the supply rails?

The DG612EEQ-T1-GE3 includes internal clamping diodes that limit analog signals on Sx/Dx/INx pins to V+ + 0.3 V and V− – 0.3 V. If signals exceed these limits, forward diode current must be restricted to ≤30 mA continuous or 100 mA pulsed (1 ms, 10% duty cycle) to prevent damage - a key design constraint when using DG612EEQ-T1-GE3 in overvoltage-tolerant front-ends.

DG612EEQ-T1-GE3 Specifications

Product attributes: Attribute value

Manufacturer:: Vishay Siliconix

Series:: -

Packaging:: Tape & Reel (TR)

Product Status:: Active

Switch Circuit:: SPST - NO

Multiplexer/Demultiplexer Circuit:: 1:1

Number of Circuits:: 4

On-State Resistance (Max):: 115Ohm

Channel-to-Channel Matching (ΔRon):: 600mOhm

Voltage - Supply, Single (V+):: 3V ~ 12V

Voltage - Supply, Dual (V±):: ±3V ~ 5V

Switch Time (Ton, Toff) (Max):: 50ns, 35ns

-3db Bandwidth:: 1GHz

Charge Injection:: 1.4pC

Channel Capacitance (CS(off), CD(off)):: 3pF, 3pF

Current - Leakage (IS(off)) (Max):: 100pA

Crosstalk:: -74dB @ 10MHz

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-TSSOP

DG612EEQ-T1-GE3 FAQ

1.How can I place an order for DG612EEQ-T1-GE3 through Aetrix?

Please submit a Request for Quotation (RFQ) for DG612EEQ-T1-GE3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for DG612EEQ-T1-GE3 reliable?

The price and inventory of DG612EEQ-T1-GE3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG612EEQ-T1-GE3 is usually 5 days.

3.What payment methods are accepted for DG612EEQ-T1-GE3?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG612EEQ-T1-GE3 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for DG612EEQ-T1-GE3?

DG612EEQ-T1-GE3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your DG612EEQ-T1-GE3 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for DG612EEQ-T1-GE3?

For technical support, including DG612EEQ-T1-GE3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG612EEQ-T1-GE3 requirements.

6.How does Aetrix verify that DG612EEQ-T1-GE3 is sourced from the original manufacturer or authorized distributors?

All DG612EEQ-T1-GE3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG612EEQ-T1-GE3 meets industry standards.

7.What is the process for return or replacement of DG612EEQ-T1-GE3?

All DG612EEQ-T1-GE3 units undergo pre-shipment inspection (PSI). If there is an issue with DG612EEQ-T1-GE3, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The DG612EEQ-T1-GE3 part is unused and in its original packaging.

Return procedure for DG612EEQ-T1-GE3:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-11 Comparator Circuit: Voltage Thresholds, Op-Amp Differences, LM393 and Practical Design

Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …