Vishay Siliconix DG613DY
- Part No.:
- DG613DY
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG613DY.pdf
- Description:
- IC SWITCH SPST X 4 45OHM 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,128
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG613DY from Vishay Siliconix is a high-speed, low-glitch quad analog switch IC with two normally open (NO) and two normally closed (NC) SPST switches in a 16-pin narrow SOIC package. It features 12 ns turn-on time, 18 Ω on-resistance, ±2 pC charge injection, 500 MHz bandwidth, and operates from ±5 V to ±10.5 V dual supplies or 5–21 V single supply. It is used in pixel-rate video switching and DAC deglitching where fast, clean signal routing is critical.
For engineers reviewing the DG613DY datasheet, DG613DY pinout, DG613DY application, or DG613DY equivalent, key selection criteria include guaranteed 12 ns tON, low 2 pC charge injection for minimal sample-and-hold offset, 18 Ω RDS(on) matching across channels, logic-level compatibility with 1 V/4 V thresholds, and verified operation over –40 °C to +85 °C.
Technical Context
The DG613DY integrates four independent lateral DMOS analog switches fabricated using Vishay's proprietary D/CMOS process, combining n-channel DMOS FETs with low-power CMOS control logic and drivers. An epitaxial layer prevents latch-up, enabling robust operation under transient conditions.
Its versatile configuration supports four SPST, two SPDT, or one DPDT switching topologies via external logic control. Switches conduct bidirectionally when ON and block up to 16 Vp-p when OFF, with analog signal range spanning V– to (V+ – 5) V under recommended operating conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Turn-On Time (tON) | 12 ns at RL = 300 Ω, CL = 3 pF - enables sub-100 ns switching cycles in high-speed data acquisition |
| On-Resistance (RDS(on)) | 18 Ω typical at VS = 0 V - ensures low insertion loss and minimal signal attenuation in 50 Ω systems |
| Charge Injection | ±2 pC maximum - reduces step error in fast sample-and-hold circuits to <1 LSB for 12-bit systems |
| Bandwidth | 500 MHz - supports full-swing video signals up to 1080p60 without measurable roll-off |
| Analog Signal Range | V– to (V+ – 5) V - accommodates ±5 V, ±10.5 V, or 15 V unipolar supplies with headroom for rail-to-rail signal handling |
| Logic Thresholds | VIL ≤ 1 V, VIH ≥ 4 V - ensures reliable interfacing with 5 V CMOS and TTL logic families |
| Off Isolation (OIRR) | 74 dB at 5 MHz - suppresses crosstalk between active and inactive video or RF paths |
Pinout & Package
Package: 16-pin narrow SOIC (JEDEC MS-012), body width 3.9 mm, lead pitch 1.27 mm, RoHS-compliant with matte tin terminations (E3 suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN3, IN4 | Digital control inputs | Active-high logic inputs controlling SW1–SW4; compatible with 5 V CMOS levels (0–1 V low, 4–5 V high) |
| S1–S4 | Switch source terminals | Input/analog signal entry points; bidirectional conduction when switch is ON |
| D1–D4 | Switch drain terminals | Output/analog signal exit points; matched capacitance and leakage to S pins |
| V+, V− | Analog supply rails | Support dual-supply (±5 V to ±10.5 V) or single-supply (5–21 V) operation; define analog signal range |
| GND | Analog ground reference | Common return for analog signals and internal substrate bias; separate from digital ground plane |
| VL | Logic supply voltage | Accepts 4 V to V+; sets input threshold and drives internal CMOS logic; decoupling required |
Key Features
| Feature | Design Value |
|---|---|
| Dual-mode switch architecture | Two NO + two NC SPST switches enable flexible reconfiguration as 4×SPST, 2×SPDT, or 1×DPDT without external components |
| Low-glitch energy design | Minimized charge injection (±2 pC) and fast tON/tOFF reduce transient spikes during switching-critical for DAC output smoothing |
| Wide supply flexibility | Operates from single 5–21 V or dual ±5 V to ±10.5 V supplies-supports legacy industrial and modern low-voltage video systems |
| High channel isolation | 74 dB off-isolation and 87 dB crosstalk suppression at 5 MHz-preserves signal integrity in multi-source video routing |
| Latch-up immunity | Epitaxial substrate construction prevents destructive latch-up under overvoltage or ESD stress-enhances field reliability |
Applications
| Fast Sample-and-Hold Circuits | Pixel-Rate Video Switching |
|---|---|
Use Scenario: High-speed data acquisition system capturing 10+ MSPS analog waveforms with sub-ns aperture uncertainty. IC Role / Device Role / Timing Role: Analog switch sampling path; controls precise timing of hold capacitor connection with minimal charge kickback. Use Value: 12 ns tON and ±2 pC charge injection limit aperture error to <0.05% and offset step to <50 µV in 12-bit systems. |
Use Scenario: Overlay generator inserting text or graphics into live composite video streams at 13.5 MHz pixel clock rate. IC Role / Device Role / Timing Role: Glitch-free analog multiplexer selecting between background and title video sources synchronized to horizontal blanking. Use Value: 500 MHz bandwidth preserves luminance/chrominance integrity; 74 dB off-isolation prevents ghosting or halo artifacts. |
| DAC Deglitching | GaAs FET RF Switch Drivers |
Use Scenario: Precision DAC output stage requiring zero-code glitch suppression before feeding to low-pass reconstruction filter. IC Role / Device Role / Timing Role: Post-DAC switch isolating DAC output during code transitions to eliminate switching transients. Use Value: Low 18 Ω RDS(on) minimizes added noise; ±2 pC charge injection prevents output step errors exceeding 1 LSB at 16-bit resolution. |
Use Scenario: Phased array radar front-end requiring rapid, low-power switching of GaAs FET gate bias between ON (0 V) and OFF (–8 V) states. IC Role / Device Role / Timing Role: Dual-polarity driver delivering precise gate control voltages with nanosecond timing alignment across multiple antenna elements. Use Value: Bidirectional conduction and ±10.5 V analog range support direct –8 V gate drive; 12 ns switching enables >10 MHz pulse modulation rates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG1414BRUZ | 16-bit precision, 1.5 Ω RDS(on), but 25 ns tON, 3.3 V logic only, higher cost | Better matching and lower on-resistance for precision instrumentation; unsuitable for 5 V logic or sub-20 ns timing-critical video | Select when ultra-low on-resistance and channel matching outweigh speed and voltage compatibility requirements |
| MAX4617ESA+ | 10 ns tON, but 60 Ω RDS(on), 100 pC charge injection, limited to 5.5 V supplies | Faster switching than DG613DY but significantly higher distortion in sample-and-hold and video paths due to charge injection and resistance | Select only for low-voltage, non-critical signal routing where speed is primary and analog fidelity is secondary |
Compared with ADG1414BRUZ and MAX4617ESA+, the DG613DY uniquely balances 12 ns speed, ±2 pC charge injection, 18 Ω RDS(on), and wide ±10.5 V analog range-making it optimal for video, DAC deglitching, and fast sample-and-hold where all three parameters must be simultaneously satisfied.
Availability
DG613DY is available at Aetrix Electronics and suitable for pixel-rate video switching, DAC deglitching, and fast sample-and-hold applications requiring stable component supply, long-term lifecycle support, and traceable sourcing from authorized channels.
Supply support for DG613DY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global semiconductor manufacturer specializing in discrete power MOSFETs, analog switches, diodes, and optoelectronics, with vertical integration from silicon wafer fabrication to final test.
The DG613DY belongs to Vishay's high-speed D/CMOS analog switch product line, engineered specifically for applications demanding nanosecond switching, ultra-low charge injection, and robust dual-supply operation in video, test equipment, and communications infrastructure.
FAQ
What is the maximum analog signal voltage range supported by the DG613DY?
The DG613DY supports an analog signal range from V– to (V+ – 5) V under recommended operating conditions. With V+ = 15 V and V– = –3 V, this yields a usable range of –3 V to +10 V. Absolute maximum ratings allow V+ – V– up to 21 V, but signal swing must remain within the specified range to avoid distortion or damage. The DG613DY maintains consistent RDS(on) and charge injection performance across this full range.
Can the DG613DY operate from a single 5 V supply?
Yes, the DG613DY can operate from a single 5 V supply applied to V+, with V– tied to ground. In this configuration, the analog signal range is 0 V to 0 V (since V+ – 5 = 0 V), limiting use to unipolar signals near ground. For wider unipolar ranges, V+ should be ≥10 V (e.g., 12 V or 15 V). The DG613DY's logic supply VL must be ≥4 V and ≤V+, so 5 V single-supply operation requires VL = 5 V.
How does the DG613DY achieve low charge injection of ±2 pC?
The DG613DY achieves ±2 pC charge injection through matched transistor geometry, symmetrical layout of source/drain diffusion regions, and optimized gate oxide thickness in its lateral DMOS process. Internal charge cancellation techniques-such as balanced gate drive and differential switch pairing-are implemented at the die level. This specification is guaranteed across temperature and supply voltage, and directly enables sub-LSB accuracy in 12-bit sample-and-hold circuits using the DG613DY.
Is the DG613DY pin-compatible with other devices in the DG611/DG612/DG613 family?
Yes, the DG613DY shares identical pinout and package (16-pin narrow SOIC) with DG611DY and DG612DY. All three devices have the same terminal assignments for V+, V–, GND, VL, IN1–IN4, S1–S4, and D1–D4. However, truth table behavior differs: DG611 is ON with logic low, DG612 is ON with logic high, while DG613 implements complementary NO/NC switching per INx. No PCB change is needed for substitution, but firmware/control logic must match the selected device's switching polarity.
What thermal derating applies to the DG613DY in narrow SOIC package?
The DG613DY in narrow SOIC has a power dissipation rating of 600 mW at TA ≤ 75 °C. Above 75 °C, power must be linearly derated at 7.6 mW/°C. At 105 °C ambient, maximum allowable power drops to 372 mW. This derating ensures junction temperature remains within safe limits (TJ ≤ 150 °C). The DG613DY's low quiescent current (1.2 nW) and low RDS(on) minimize self-heating, making thermal management straightforward in most applications.
DG613DY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NO/NC
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 45Ohm
- Channel-to-Channel Matching (ΔRon):
- 2Ohm
- Voltage - Supply, Single (V+):
- 10V ~ 18V
- Voltage - Supply, Dual (V±):
- ±10V ~ 15V
- Switch Time (Ton, Toff) (Max):
- 35ns, 25ns
- -3db Bandwidth:
- 500MHz
- Charge Injection:
- 4pC
- Channel Capacitance (CS(off), CD(off)):
- 3pF, 2pF
- Current - Leakage (IS(off)) (Max):
- 250pA
- Crosstalk:
- -87dB @ 10MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG613DY FAQ
1.How can I place an order for DG613DY through Aetrix?
Please submit a Request for Quotation (RFQ) for DG613DY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG613DY reliable?
The price and inventory of DG613DY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG613DY is usually 5 days.
3.What payment methods are accepted for DG613DY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG613DY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG613DY?
DG613DY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG613DY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG613DY?
For technical support, including DG613DY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG613DY requirements.
6.How does Aetrix verify that DG613DY is sourced from the original manufacturer or authorized distributors?
All DG613DY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG613DY meets industry standards.
7.What is the process for return or replacement of DG613DY?
All DG613DY units undergo pre-shipment inspection (PSI). If there is an issue with DG613DY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG613DY part is unused and in its original packaging.
Return procedure for DG613DY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG613DY Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

