My Inquiry
My Account
Vishay Siliconix DG643DJ-E3
- Part No.:
- DG643DJ-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
DG643DJ-E3.pdf
- Description:
- IC SWITCH SPDT X 2 15OHM 16DIP
- Quantity:
- Payment:
- Shipping:
Inventory:1,630
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG643DJ-E3 from Vishay Siliconix is a dual SPDT analog switch IC designed for high-fidelity video and RF signal routing in systems requiring wide bandwidth, low crosstalk, and bidirectional signal integrity. It delivers 500 MHz bandwidth, 5 Ω typical RDS(on) (per switch), -87 dB crosstalk at 5 MHz, and operates from ±3 V to ±15 V dual supplies or single +15 V supply with V- grounded.
For engineers reviewing the DG643DJ-E3 datasheet, DG643DJ-E3 pinout, DG643DJ-E3 application, or DG643DJ-E3 equivalent, key selection criteria include its dual SPDT topology, 16-pin plastic DIP package, TTL-compatible control logic, 100 mA per channel current handling, and suitability for RGB switching, radar/FLIR front-ends, and programmable filter paths where low charge injection (-19 pC) and high off-isolation (-60 dB) are critical.
Technical Context
The DG643DJ-E3 implements two independent SPDT switches fabricated using Vishay's proprietary D/CMOS process, enabling true bidirectional conduction with matched on-resistance and minimal nonlinearity. Each switch supports analog signals from -5 V to +8 V (V- = -5 V, V+ = 12 V) and blocks up to 14 Vp-p when off, with epitaxial layer latchup protection.
Its internal on-chip regulator maintains TTL input compatibility across the full supply range, while low on-capacitance (10–20 pF) and fast switching (tON = 50 ns, tOFF = 28 ns) ensure minimal group delay and distortion in video linearity-critical applications such as differential phase/gain-sensitive composite video routing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switch Configuration | Dual SPDT - enables independent selection between two signal sources per channel, supporting 2×2 video multiplexing or redundant path switching |
| Bandwidth | 500 MHz - supports full HD video (1080p60) and UWB RF signals without attenuation in 50 Ω systems |
| RDS(on) (typ) | 5 Ω - minimizes insertion loss & voltage drop for 100 mA analog signals, preserving signal amplitude fidelity |
| Crosstalk (5 MHz) | -87 dB - prevents interference between active and inactive channels in multi-source RGB or radar IF routing |
| Charge Injection | -19 pC - reduces glitch-induced DC offset in precision sampling circuits and active filter tuning nodes |
| Supply Range | V+ = -0.3 to 21 V, V- = -19 to +0.3 V - allows flexible biasing: ±3 V for low-noise video, +15 V/V- = GND for simplified digital systems |
| Logic Compatibility | TTL - interfaces directly with 74LS, microcontroller GPIO, or FPGA outputs without level-shifting circuitry |
Pinout & Package
Package: 16-pin plastic DIP (0.300" wide), JEDEC MS-001, body dimensions 18.93–21.33 mm × 7.62–8.26 mm × 3.81–5.08 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 | Input Channels (IN1–IN4) | Signal inputs for two independent SPDT switches; bidirectional - may serve as source or drain depending on control state |
| 5, 6, 11, 12 | Output/Drain Terminals (D1–D4) | Common output nodes per SPDT; tied together in dual-channel configurations to reduce on-capacitance |
| 7, 8, 15, 16 | Switch Control Inputs (S1–S4) | Active-high TTL logic inputs; S1/S2 control first SPDT, S3/S4 control second SPDT per truth table |
| 9, 10, 13, 14 | GND | Four dedicated ground pins - reduce ground bounce and improve high-frequency return path integrity |
| 13 | V+ | Positive supply rail; must be ≥ 2.4 V above V- to maintain TTL logic thresholds and analog headroom |
| 14 | V- | Negative supply rail; substrate connection - requires robust decoupling (1–10 µF tantalum + 10–100 nF ceramic) |
Key Features
| Feature | Design Value |
|---|---|
| True bidirectional signal path | Enables use in both source-to-load and load-to-source configurations without performance degradation or polarity constraints |
| On-resistance matching (ΔRDS(on)) | ≤2 Ω - ensures consistent gain and timing across parallel channels in RGB or I/Q signal paths |
| Low off-state leakage (≤100 nA) | Maintains signal integrity in high-impedance sensor interfaces and programmable filter capacitor networks |
| High off-isolation (-60 dB) | Prevents signal bleed-through in RF front-ends and satellite receiver LNB switching where adjacent channel rejection is critical |
| Body-effect optimized layout | Reduces CS(on) when V- is lowered - improves high-frequency response in video amplifiers and ADC driver stages |
Applications
| RGB Video Routing | Radar/FLIR IF Switching |
|---|---|
Use Scenario: Selecting between multiple RGB video sources (e.g., HDMI, DisplayPort, legacy VGA) before feeding into a single scaler or encoder ASIC. IC Role / Device Role / Timing Role: Dual SPDT switch providing simultaneous red, green, and blue channel selection with matched propagation delay and minimal crosstalk. Use Value: Preserves color fidelity and timing skew <10 ps across channels due to matched RDS(on) and low charge injection (-19 pC). | Use Scenario: Routing intermediate frequency (IF) signals between antenna arrays and downconverters in phased-array radar or thermal imaging receivers. IC Role / Device Role / Timing Role: High-isolation RF switch managing dual-polarization or dual-band IF paths with minimal intermodulation distortion. Use Value: -87 dB crosstalk and 500 MHz bandwidth support clean 1–2 GHz IF band switching without adjacent-channel interference. |
| Programmable Analog Filters | Satellite LNB Signal Selection |
Use Scenario: Dynamically reconfiguring cutoff frequencies in active low-pass filters by switching between discrete RC networks in feedback paths. IC Role / Device Role / Timing Role: Precision analog switch selecting capacitor banks in op-amp-based filter topologies with negligible added noise or offset. Use Value: Low RDS(on) (5 Ω) and low leakage (≤100 nA) prevent filter Q-factor degradation and DC drift in tunable filter designs. | Use Scenario: Selecting between multiple LNB outputs (e.g., vertical/horizontal polarization or low/high band) before feeding into a satellite tuner IC. IC Role / Device Role / Timing Role: Low-distortion, high-isolation switch handling 950–2150 MHz signals with minimal insertion loss and no DC blocking required. Use Value: ±14 Vp-p blocking capability and -60 dB off-isolation ensure clean LNB signal separation without desense or cross-talk in multi-LNB installations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual SPDT analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4683ESE+ | Single-supply only (2.7–5.5 V); lower bandwidth (300 MHz); higher RDS(on) (12 Ω typ) | Not suitable for ±3 V video systems or >400 MHz RF; limited to low-voltage portable video/audio | Select DG643DJ-E3 for dual-supply flexibility, higher bandwidth, and lower on-resistance in industrial video infrastructure |
| ADG732BRUZ | 32-channel, single SPST; CMOS process; 400 MHz bandwidth; 4 Ω RDS(on); 16-lead TSSOP | Requires external logic for SPDT emulation; lacks integrated dual SPDT topology and TTL compatibility | Choose DG643DJ-E3 when native dual SPDT function, TTL inputs, and DIP package for prototyping are required |
Compared with MAX4683ESE+ and ADG732BRUZ, DG643DJ-E3 uniquely combines dual SPDT topology, 500 MHz bandwidth, ±15 V operation, and 16-pin DIP packaging - making it optimal for legacy video equipment, radar IF modules, and lab-grade programmable filter hardware where supply flexibility and board-level debugability matter.
Availability
DG643DJ-E3 is available at Aetrix Electronics and suitable for RGB video routing, radar/FLIR IF switching, programmable analog filters, satellite LNB selection, and ATE test instrumentation requiring stable component supply and long-lifecycle support.
Supply support for DG643DJ-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global semiconductor manufacturer specializing in discrete components and analog ICs, with leadership in power MOSFETs, diodes, optoelectronics, and precision analog switches.
The DG643DJ-E3 belongs to Vishay's DG64x family of wideband video switches, engineered specifically for high-fidelity analog signal routing in broadcast video, defense radar, satellite communications, and automated test equipment where bandwidth, crosstalk, and signal integrity are design-critical.
FAQ
What is the maximum analog signal voltage range supported by the DG643DJ-E3?
The DG643DJ-E3 supports analog signals from -5 V to +8 V when operated with V- = -5 V and V+ = 12 V, or 0 V to +8 V with V- = GND and V+ = 12 V. Signals exceeding V+ or V- are clamped by internal diodes; forward current must be limited to rated values per datasheet Absolute Maximum Ratings.
Does the DG643DJ-E3 require external decoupling capacitors, and if so, what values are recommended?
Yes, the DG643DJ-E3 requires dedicated decoupling on both V+ and V- pins due to substrate coupling. Vishay specifies 1–10 µF tantalum bead plus 10–100 nF ceramic or polyester capacitors mounted as close as possible to the pins. Poor decoupling degrades bandwidth and increases crosstalk and switching glitch energy.
Can the DG643DJ-E3 be used with a single positive supply, and how does that affect its analog signal range?
Yes, the DG643DJ-E3 can operate from a single +15 V supply with V- connected to GND. In this configuration, the analog signal range is limited to 0 V to +8 V (full-scale). Using V- below GND expands the negative swing but requires careful attention to the -0.3 V substrate junction limit to avoid forward biasing.
What is the pin-compatible replacement for DG643DJ-E3, and does it share the same truth table?
No pin-compatible replacement is documented for DG643DJ-E3. The DG643DY (16-pin SOIC) shares identical functionality and truth table but differs in package and thermal characteristics. Substitution requires PCB layout revision due to DIP-to-SOIC footprint mismatch; electrical behavior remains consistent across packages.
How does the DG643DJ-E3 achieve TTL compatibility across its full supply range?
The DG643DJ-E3 integrates an on-chip regulator that stabilizes internal logic thresholds, ensuring VINH ≥ 2.4 V and VINL ≤ 0.8 V remain valid regardless of V+ and V- values within the -0.3 V to +21 V range. This eliminates external level shifters when interfacing with 3.3 V or 5 V microcontrollers in mixed-supply systems.
DG643DJ-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Switch Circuit:
- SPDT
- Multiplexer/Demultiplexer Circuit:
- 2:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 15Ohm
- Channel-to-Channel Matching (ΔRon):
- 1Ohm
- Voltage - Supply, Single (V+):
- 3V ~ 15V
- Voltage - Supply, Dual (V±):
- ±3V ~ 15V
- Switch Time (Ton, Toff) (Max):
- 70ns, 50ns
- -3db Bandwidth:
- 500MHz
- Charge Injection:
- 19pC
- Channel Capacitance (CS(off), CD(off)):
- 12pF, 12pF
- Current - Leakage (IS(off)) (Max):
- 10nA
- Crosstalk:
- -87dB @ 5MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
DG643DJ-E3 FAQ
1.How can I place an order for DG643DJ-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG643DJ-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG643DJ-E3 reliable?
The price and inventory of DG643DJ-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG643DJ-E3 is usually 5 days.
3.What payment methods are accepted for DG643DJ-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG643DJ-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG643DJ-E3?
DG643DJ-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG643DJ-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG643DJ-E3?
For technical support, including DG643DJ-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG643DJ-E3 requirements.
6.How does Aetrix verify that DG643DJ-E3 is sourced from the original manufacturer or authorized distributors?
All DG643DJ-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG643DJ-E3 meets industry standards.
7.What is the process for return or replacement of DG643DJ-E3?
All DG643DJ-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG643DJ-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG643DJ-E3 part is unused and in its original packaging.
Return procedure for DG643DJ-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG643DJ-E3 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
