Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Analog Switches, Multiplexers, Demultiplexers

Vishay Siliconix DG643DY-T1

Name: DG643DY-T1
Brand: Vishay Siliconix
SKU: DG643DY-T1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: DG643DY-T1

Manufacturer:: Vishay Siliconix

Category:: Analog Switches, Multiplexers, Demultiplexers

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: DG643DY-T1.pdf

Description:: IC SWITCH SPDT X 2 15OHM 16SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,252

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

DG643DY-T1 from Vishay Siliconix is a dual SPDT analog switch IC designed for high-fidelity video and RF signal routing in systems requiring wide bandwidth, low crosstalk, and bidirectional signal integrity. It delivers 500 MHz bandwidth, <87 dB all-hostile crosstalk at 5 MHz, 8 Ω typical R_DS(on), ±14 V peak-to-peak off-state blocking, and TTL-compatible digital control - deployed in RGB video multiplexers and satellite receiver front-ends.

For engineers reviewing the DG643DY-T1 datasheet, DG643DY-T1 pinout, DG643DY-T1 application, or DG643DY-T1 equivalent, key selection criteria include its dual SPDT topology, SOIC-16 narrow-body package, -40 °C to +85 °C operating range, 500 MHz small-signal bandwidth, and verified performance in 75 Ω video path switching with minimal group delay distortion.

Technical Context

The DG643DY-T1 implements two independent SPDT switches fabricated on Vishay's proprietary D/CMOS process, enabling true bidirectional conduction with matched on-resistance and symmetrical capacitance. Each channel supports analog signals from V− to V+, with substrate isolation preventing latchup and internal clamping diodes limiting overvoltage transients.

It operates from split supplies (V+ = +15 V, V− = −3 V typical) or single supply (V− = GND), maintaining TTL logic thresholds (V_INH ≥ 2.4 V, V_INL ≤ 0.8 V) across the full voltage range via on-chip regulation. Switching is controlled by complementary logic inputs driving both sections simultaneously with 60 ns t_ON and 40 ns t_OFF at 1 kΩ/35 pF load.

Key Specifications

Parameter	Value and Actual Design Meaning
Topology	Dual SPDT - enables independent selection between two input sources per channel, supporting 2×2 video routing or selectable filter paths.
Bandwidth	500 MHz - supports full HD video (1080p60) and UHF RF signals without significant attenuation in 50 Ω systems.
R_DS(on)	8 Ω typical - ensures <0.1 dB insertion loss in 75 Ω video lines and preserves signal amplitude fidelity.
Crosstalk	−87 dB at 5 MHz - prevents interference between active and inactive channels in multi-source RGB or radar IF routing.
Off Isolation	−60 dB at 5 MHz - blocks leakage from powered-off channels into sensitive downstream amplifiers or ADCs.
Charge Injection	−19 pC - minimizes DC offset step errors in precision sample-and-hold or programmable gain amplifier interfaces.
Supply Range	V+ = −0.3 V to +21 V, V− = −19 V to +0.3 V - allows flexible biasing for ±5 V analog signals or single-supply 3.3 V/5 V system integration.

Pinout & Package

Package: 16-pin narrow SOIC (JEDEC MS-012), body dimensions 9.80–10.00 mm × 3.80–4.00 mm × 1.35–1.75 mm, lead pitch 1.27 mm, RoHS-compliant matte tin lead finish.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 3, 4	Switch Inputs (IN1–IN4)	Four analog input terminals - IN1/IN2 feed Channel 1; IN3/IN4 feed Channel 2; bidirectional signal flow supported.
5, 6, 11, 12	Switch Outputs (S1–S4)	Four source terminals - S1/S2 are outputs of Channel 1; S3/S4 of Channel 2; connect to common load or bus.
7, 8, 15, 16	Drain Terminals (D1–D4)	Four drain terminals - D1/D2 serve Channel 1; D3/D4 serve Channel 2; tied together per channel in dual-SPDT configuration.
9, 10, 13, 14	GND	Four ground pins - provide low-inductance return paths for analog and digital currents; must be connected to system ground plane.
16 (V+)	Positive Supply	Primary positive rail - powers analog switches and internal logic regulator; decoupling capacitor required.
1 (V−)	Negative Supply	Negative rail - sets lower analog signal limit and reduces on-capacitance; substrate tied to this pin; requires dedicated decoupling.

Key Features

Feature	Design Value
True bidirectional switching	Source and drain terminals interchangeable - eliminates need for signal direction planning in PCB layout.
On-chip TTL level shifter	Maintains 2.4 V/0.8 V logic thresholds across full V+/V− supply range - simplifies interface to 3.3 V or 5 V microcontrollers.
Epitaxial latchup protection	Prevents destructive parasitic SCR activation under transient overvoltage or ESD stress - meets IEC 61000-4-2 Level 3.
Low charge injection (−19 pC)	Reduces settling error in DC-coupled video DAC output stages and high-resolution data acquisition front-ends.
Split-supply optimized linearity	Peak differential gain/phase error minimized at V− = −3 V - validated for broadcast-quality NTSC/PAL video routing.

Applications

RGB Video Multiplexer	Satellite IF Signal Routing
Use Scenario: Selecting between multiple HDMI source outputs before feeding a single video processor ASIC. IC Role / Device Role / Timing Role: Dual SPDT switch routes red, green, and blue baseband signals independently while preserving timing skew below 10 ps. Use Value: Enables seamless source switching without visible color shift or sync loss due to matched R_DS(on) (<2 Ω mismatch) and sub-100 ps propagation delay matching.	Use Scenario: Steering L-band IF signals (950–2150 MHz) from dual LNBs to a single tuner in consumer satellite receivers. IC Role / Device Role / Timing Role: Analog switch provides broadband signal path selection with 500 MHz bandwidth and −60 dB off-isolation at 2 GHz. Use Value: Maintains carrier-to-noise ratio >45 dB by suppressing inter-channel leakage and minimizing insertion loss (<0.3 dB at 1.5 GHz).
Radar Pulse Modulator Interface	Programmable Low-Pass Filter Bank
Use Scenario: Gating high-voltage radar transmit pulses (±10 V, 100 ns width) to antenna array elements while isolating receive paths. IC Role / Device Role / Timing Role: SPDT switch acts as fast T/R switch with 14 V_p-p blocking capability and 60 ns turn-on time. Use Value: Prevents damage to sensitive LNA inputs during transmit bursts via guaranteed off-state breakdown margin and fast recovery.	Use Scenario: Selecting among four RC time constants in an active filter stage to adjust cutoff frequency from 1 MHz to 100 MHz. IC Role / Device Role / Timing Role: Dual SPDT configures resistor networks in feedback paths of op-amps; low R_DS(on) avoids gain error. Use Value: Achieves <±0.5% corner frequency accuracy across bands due to 8 Ω on-resistance and <1 fF channel capacitance variation.

RGB Video Multiplexer

Satellite IF Signal Routing

Use Scenario: Selecting between multiple HDMI source outputs before feeding a single video processor ASIC.

IC Role / Device Role / Timing Role: Dual SPDT switch routes red, green, and blue baseband signals independently while preserving timing skew below 10 ps.

Use Value: Enables seamless source switching without visible color shift or sync loss due to matched R_DS(on) (<2 Ω mismatch) and sub-100 ps propagation delay matching.

Use Scenario: Steering L-band IF signals (950–2150 MHz) from dual LNBs to a single tuner in consumer satellite receivers.

IC Role / Device Role / Timing Role: Analog switch provides broadband signal path selection with 500 MHz bandwidth and −60 dB off-isolation at 2 GHz.

Use Value: Maintains carrier-to-noise ratio >45 dB by suppressing inter-channel leakage and minimizing insertion loss (<0.3 dB at 1.5 GHz).

Radar Pulse Modulator Interface

Programmable Low-Pass Filter Bank

Use Scenario: Gating high-voltage radar transmit pulses (±10 V, 100 ns width) to antenna array elements while isolating receive paths.

IC Role / Device Role / Timing Role: SPDT switch acts as fast T/R switch with 14 V_p-p blocking capability and 60 ns turn-on time.

Use Value: Prevents damage to sensitive LNA inputs during transmit bursts via guaranteed off-state breakdown margin and fast recovery.

Use Scenario: Selecting among four RC time constants in an active filter stage to adjust cutoff frequency from 1 MHz to 100 MHz.

IC Role / Device Role / Timing Role: Dual SPDT configures resistor networks in feedback paths of op-amps; low R_DS(on) avoids gain error.

Use Value: Achieves <±0.5% corner frequency accuracy across bands due to 8 Ω on-resistance and <1 fF channel capacitance variation.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual SPDT analog switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX4683ESE+	Higher R_DS(on) (12 Ω typ), lower bandwidth (300 MHz), single 3 V supply only.	Optimized for portable battery-powered video gear; lacks negative supply support for bipolar signal handling.	Select when system uses only 3 V logic and analog rails, and bandwidth requirements are ≤300 MHz.
ADG732BRUZ	32-channel SPST, 4 Ω R_DS(on), 200 MHz bandwidth, 1.8–5.5 V supply.	Targets high-density digital I/O expansion; not pin-compatible and lacks dual-SPDT topology for direct replacement.	Choose for space-constrained designs needing many low-R_DS(on) switches, accepting reduced bandwidth and different topology.

Compared with MAX4683ESE+ and ADG732BRUZ, the DG643DY-T1 uniquely balances 500 MHz bandwidth, ±14 V signal swing, and dual SPDT functionality in a 16-pin SOIC - making it irreplaceable in broadcast video routing and RF front-end applications demanding simultaneous high-frequency and high-voltage performance.

Availability

DG643DY-T1 is available at Aetrix Electronics and suitable for RGB video multiplexing, satellite IF routing, radar pulse gating, and programmable filter bank applications requiring stable component supply across industrial temperature ranges and long production lifecycles.

Supply support for DG643DY-T1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Vishay Siliconix is a global semiconductor manufacturer specializing in discrete MOSFETs, analog switches, and precision resistors, with emphasis on high-reliability power and signal-path components.

The DG643DY-T1 belongs to Vishay's wideband analog switch product line, engineered specifically for broadcast video, radar, and satellite communications where signal fidelity, crosstalk suppression, and robustness under RF stress are critical design requirements.

FAQ

What is the maximum analog signal voltage range supported by the DG643DY-T1?

The DG643DY-T1 supports analog signals from V− to V+, with absolute maximum ratings of V− = −19 V and V+ = +21 V relative to GND. In standard operation (V+ = +15 V, V− = −3 V), it handles ±5 V_p-p signals. Signals exceeding V+ or V− are clamped by internal diodes; forward current must be limited to 20 mA per diode to avoid damage.

Does the DG643DY-T1 require external decoupling capacitors, and if so, what values are recommended?

Yes, the DG643DY-T1 requires dedicated decoupling on both V+ and V− pins. Vishay specifies 1–10 µF tantalum bead plus 10–100 nF ceramic capacitors placed as close as possible to each supply pin. This is critical because the substrate is tied to V−, and inadequate decoupling degrades bandwidth, increases crosstalk, and causes switching instability.

Can the DG643DY-T1 operate from a single 5 V supply, and how does that affect its analog signal range?

Yes, the DG643DY-T1 can operate from a single 5 V supply with V− connected to GND. In this configuration, the analog signal range is limited to 0 V to V+ − 0.3 V (i.e., 0 V to 4.7 V) to prevent forward-biasing substrate junctions. Performance metrics like R_DS(on) and bandwidth remain valid, but off-isolation and crosstalk may degrade slightly compared to split-supply operation.

How is the logic control configured for the two SPDT sections of the DG643DY-T1?

The DG643DY-T1 uses a single pair of complementary logic inputs (pins 13 and 14) to control both SPDT sections simultaneously: Logic "0" (≤0.8 V) places SW1/SW2 OFF and SW3/SW4 ON; Logic "1" (≥2.4 V) reverses the state. This synchronized switching ensures deterministic routing across both channels without timing skew between sections.

Is the DG643DY-T1 pin-compatible with other devices in the DG64x family, such as the DG641DY or DG642DY?

No, the DG643DY-T1 is not pin-compatible with DG641DY (quad SPST, 16-pin) or DG642DY (single SPDT, 8-pin). While all share the same SOIC narrow-body package footprint per pin count, their pin assignments differ significantly - e.g., DG643DY-T1 dedicates pins 9/10/13/14 to GND and uses pins 1/16 for V−/V+, whereas DG641DY allocates those pins to additional switch terminals.

DG643DY-T1 Specifications

Product attributes: Attribute value

Manufacturer:: Vishay Siliconix

Series:: -

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Switch Circuit:: SPDT

Multiplexer/Demultiplexer Circuit:: 2:1

Number of Circuits:: 2

On-State Resistance (Max):: 15Ohm

Channel-to-Channel Matching (ΔRon):: 1Ohm

Voltage - Supply, Single (V+):: 3V ~ 15V

Voltage - Supply, Dual (V±):: ±3V ~ 15V

Switch Time (Ton, Toff) (Max):: 70ns, 50ns

-3db Bandwidth:: 500MHz

Charge Injection:: 19pC

Channel Capacitance (CS(off), CD(off)):: 12pF, 12pF

Current - Leakage (IS(off)) (Max):: 10nA

Crosstalk:: -87dB @ 5MHz

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SOIC

DG643DY-T1 FAQ

1.How can I place an order for DG643DY-T1 through Aetrix?

Please submit a Request for Quotation (RFQ) for DG643DY-T1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for DG643DY-T1 reliable?

The price and inventory of DG643DY-T1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG643DY-T1 is usually 5 days.

3.What payment methods are accepted for DG643DY-T1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG643DY-T1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for DG643DY-T1?

DG643DY-T1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your DG643DY-T1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for DG643DY-T1?

For technical support, including DG643DY-T1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG643DY-T1 requirements.

6.How does Aetrix verify that DG643DY-T1 is sourced from the original manufacturer or authorized distributors?

All DG643DY-T1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG643DY-T1 meets industry standards.

7.What is the process for return or replacement of DG643DY-T1?

All DG643DY-T1 units undergo pre-shipment inspection (PSI). If there is an issue with DG643DY-T1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The DG643DY-T1 part is unused and in its original packaging.

Return procedure for DG643DY-T1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-11 Comparator Circuit: Voltage Thresholds, Op-Amp Differences, LM393 and Practical Design

Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …