My Inquiry
My Account
Vishay Siliconix DG9262DY
- Part No.:
- DG9262DY
- Manufacturer:
- Vishay Siliconix
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG9262DY.pdf
- Description:
- IC SWITCH SPST-NCX2 60OHM 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,207
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG9262DY from Vishay Siliconix is a low-voltage dual SPST analog switch in SOIC-8 package, designed for high-performance signal routing in portable systems. It delivers 40 Ω on-resistance, 35 ns turn-on time, and 200 pA channel-on leakage at 3 V supply, enabling precision switching in battery-powered test equipment and communication front-ends.
For engineers reviewing the DG9262DY datasheet, DG9262DY pinout, DG9262DY application, or DG9262DY equivalent, this page provides verified functional behavior, truth-table-defined break-before-make operation, SOIC-8 terminal mapping, and validated alternatives for dual SPST analog switching in 2.7–5 V systems.
Technical Context
The DG9262DY implements two independent single-pole/single-throw CMOS switches fabricated on Vishay's BCD-15 process. Each switch supports bidirectional conduction with guaranteed break-before-make timing and latchup immunity via epitaxial isolation.
It operates from 2.7 V to 5 V supply, accepts TTL/CMOS logic inputs (0.8 V low / 2.4 V high), and maintains analog signal integrity across 0–3 V (at 3 V) or 0–5 V (at 5 V) ranges with 1 pC charge injection and –74 dB off-isolation at 1 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.7 V to 5 V - enables direct interface with 3.3 V and 5 V logic and analog rails without level shifting |
| On-Resistance (RDS(on)) | 40 Ω max at V+ = 3 V - ensures minimal signal attenuation and voltage drop in low-level sensor or audio paths |
| Turn-On/Off Time | tON = 35 ns, tOFF = 20 ns - supports sampling rates up to ~10 MHz in data acquisition and multiplexing |
| Channel-On Leakage | ICOM(on) ≤ 200 pA - preserves accuracy in high-impedance sample-and-hold or precision instrumentation circuits |
| Charge Injection | QINJ = 1 pC - limits voltage glitch on hold capacitors to <1 mV for 1 nF loads, critical for ADC input settling |
| ESD Rating | >2000 V HBM (Method 3015.7) - provides robust handling during PCB assembly and field operation |
| Logic Compatibility | TTL/CMOS - allows direct drive from microcontrollers, FPGAs, and logic families without external buffers |
Pinout & Package
Package: SOIC-8 (Narrow Body, JEDEC MS-012), 4.90 mm × 3.90 mm × 1.50 mm profile, RoHS-compliant lead finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (NC1) | No-connect terminal | Internally unconnected; must be left floating or tied to GND per layout best practice |
| 2 (V+) | Positive supply rail | Accepts 2.7–5 V; powers internal switch circuitry and defines analog signal ceiling |
| 3 (COM1) | Common terminal of Switch 1 | Bidirectional path; connects to load or signal source depending on application topology |
| 4 (IN1) | Control input for Switch 1 | Active-low logic: logic "0" (≤0.8 V) turns switch ON; logic "1" (≥2.4 V) turns OFF |
| 5 (IN2) | Control input for Switch 2 | Independent active-low control matching IN1; enables synchronous or staggered switching |
| 6 (COM2) | Common terminal of Switch 2 | Electrically isolated from COM1; supports dual independent signal paths |
| 7 (GND) | Ground reference | Return path for supply and logic; must be low-impedance connection to minimize noise coupling |
| 8 (NC2) | No-connect terminal | Internally unconnected; no electrical function; avoid routing signals nearby |
Key Features
| Feature | Design Value |
|---|---|
| Break-before-make guarantee | Prevents momentary shorting between COM1 and COM2 during state transitions, essential for safe signal routing in mixed-signal systems |
| Low 1 pC charge injection | Minimizes voltage step on sampling capacitors, directly improving effective resolution in switched-capacitor ADC interfaces |
| 40 Ω on-resistance flatness | Variation ≤2 Ω across 0–3 V signal range ensures consistent gain and linearity in variable-gain amplifier paths |
| 2000 V HBM ESD protection | Eliminates need for external TVS diodes in handheld device I/O stages, reducing BOM count and board area |
| Halogen-free & RoHS compliant | Meets IPC-1752A material declaration requirements for consumer and industrial end-equipment certification |
Applications
| Battery-Powered Test Equipment | Cellular Front-End Signal Routing |
|---|---|
Use Scenario: Multiplexing sensor inputs (thermocouple, RTD, pH) into a single precision ADC in handheld DMMs or calibrators. IC Role / Device Role / Timing Role: Dual SPST switch isolating analog sources before conditioning; break-before-make prevents cross-talk during channel scan. Use Value: 40 Ω RDS(on) and 200 pA leakage preserve µV-level accuracy; 35 ns switching enables ≥10 kSPS scanning without settling penalty. | Use Scenario: Selecting between RF transceiver I/Q paths and calibration loops in LTE/5G handset TRX modules. IC Role / Device Role / Timing Role: Low-capacitance analog switch routing baseband signals; NC/NO pins isolate unused paths to maintain impedance integrity. Use Value: 7 pF Coff and –90 dB crosstalk prevent LO feedthrough and adjacent-channel interference in dense RF layouts. |
| Portable Medical Sensors | Industrial PLC Analog Input Modules |
Use Scenario: Isolating ECG electrode inputs from bias networks and protection circuits in wearable monitors. IC Role / Device Role / Timing Role: High-impedance guard switch enabling electrode auto-calibration sequences without disturbing patient-connected nodes. Use Value: 1 pC charge injection avoids baseline shift during lead-off detection; 2000 V ESD withstand protects against user-handling discharge events. | Use Scenario: Configuring programmable gain and filtering paths for 4–20 mA loop receivers in modular I/O cards. IC Role / Device Role / Timing Role: Precision analog switch selecting between shunt resistors, RC filters, and op-amp feedback networks under microcontroller control. Use Value: 40 Ω RDS(on) tolerance ensures gain error <0.1% across temperature; SOIC-8 footprint simplifies rework and thermal management. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual SPST analog switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4622ESE+ | Higher RDS(on) (65 Ω typ), slower tON (75 ns), same SOIC-8 package | Lower bandwidth suitability; less ideal for >5 MHz sampling but offers wider ±5 V analog range | Select when bipolar signal handling or legacy MAXIM compatibility is required over speed/resistance specs |
| ADG722BRMZ | Lower RDS(on) (2.5 Ω typ), faster tON (12 ns), but requires 1.8–5.5 V supply and has higher 500 pA leakage | Better for high-speed digital I/O muxing; less suitable for ultra-low-leakage sensor front-ends | Select when minimal on-resistance and nanosecond switching dominate over leakage-critical precision |
Compared with DG9262DY, MAX4622ESE+ trades speed and resistance for broader voltage support, while ADG722BRMZ delivers superior RDS(on) and speed at the cost of higher leakage-making DG9262DY optimal for balanced 3 V portable instrumentation where leakage, ESD, and form factor are co-critical.
Availability
DG9262DY is available at Aetrix Electronics and suitable for battery-operated test equipment, portable medical sensors, cellular front-end routing, and industrial PLC analog input modules requiring stable component supply across extended temperature ranges.
Supply support for DG9262DY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global semiconductor manufacturer specializing in discrete MOSFETs, diodes, optoelectronics, and analog switches, with emphasis on high-reliability power and signal solutions.
The DG9262DY belongs to Vishay's low-voltage analog switch product line, engineered for portable and battery-powered systems demanding low on-resistance, fast switching, and robust ESD performance in compact packages.
FAQ
What is the logic polarity of DG9262DY control inputs?
The DG9262DY uses active-low logic: applying ≤0.8 V to IN1 or IN2 turns the corresponding switch ON, while ≥2.4 V turns it OFF. This matches standard TTL thresholds and eliminates need for inverters when driven by microcontrollers with open-drain or configurable GPIO outputs. The DG9262DY truth table explicitly confirms this behavior, distinguishing it from the DG9263DY variant which uses active-high logic.
Does DG9262DY support analog signals beyond its supply voltage?
No. DG9262DY does not support rail-to-rail analog signals exceeding V+. Absolute maximum ratings limit analog inputs (COM, NC, NO) to –0.3 V to (V+ + 0.3 V). Signals beyond V+ are clamped by internal diodes, and forward current must be limited to rated values. For true overvoltage-tolerant switching, consider Vishay's DG series with integrated protection or external clamping networks. The DG9262DY specification strictly defines VANALOG as 0 to V+.
Is DG9262DY pin-compatible with DG9263DY?
No. Although both share SOIC-8 and MSOP-8 packages and identical pinouts, DG9262DY and DG9263DY have opposite logic polarities: DG9262DY is active-low (logic 0 = ON), while DG9263DY is active-high (logic 1 = ON). Swapping them without inverting control signals will invert switch states. The DG9262DY datasheet's truth table and functional block diagram confirm this distinction, making them functionally incompatible without firmware or hardware modification.
What is the thermal derating behavior of DG9262DY above 75 °C?
DG9262DY power dissipation must be derated linearly above 75 °C at 6.5 mW/°C, as specified in the Absolute Maximum Ratings table. At 85 °C ambient, maximum allowable power drops from 400 mW (at ≤75 °C) to 335 mW. This reflects SOIC-8 thermal resistance limitations and ensures junction temperature remains within safe operating limits. Designers should verify worst-case I²R losses and ambient conditions to apply this derating rule accurately for DG9262DY in thermally constrained enclosures.
Can DG9262DY operate reliably at 2.7 V supply?
Yes. DG9262DY is fully specified down to 2.7 V: RDS(on) is guaranteed ≤140 Ω, tON ≤200 ns, and leakage remains ≤10 nA across –40 °C to 85 °C. Its BCD-15 process enables stable CMOS switching at this minimum rail, making DG9262DY suitable for single-cell Li-ion (3.0 V nominal) and alkaline (2.7 V end-of-life) applications. All key parameters in the V+ = 3 V specifications table are tested and guaranteed at this voltage.
DG9262DY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NC
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 60Ohm
- Channel-to-Channel Matching (ΔRon):
- 400mOhm
- Voltage - Supply, Single (V+):
- 2.7V ~ 12V
- Voltage - Supply, Dual (V±):
- -
- Switch Time (Ton, Toff) (Max):
- 75ns, 50ns
- -3db Bandwidth:
- -
- Charge Injection:
- 2pC
- Channel Capacitance (CS(off), CD(off)):
- 7pF
- Current - Leakage (IS(off)) (Max):
- 100pA
- Crosstalk:
- -90dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
DG9262DY FAQ
1.How can I place an order for DG9262DY through Aetrix?
Please submit a Request for Quotation (RFQ) for DG9262DY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG9262DY reliable?
The price and inventory of DG9262DY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG9262DY is usually 5 days.
3.What payment methods are accepted for DG9262DY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG9262DY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG9262DY?
DG9262DY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG9262DY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG9262DY?
For technical support, including DG9262DY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG9262DY requirements.
6.How does Aetrix verify that DG9262DY is sourced from the original manufacturer or authorized distributors?
All DG9262DY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG9262DY meets industry standards.
7.What is the process for return or replacement of DG9262DY?
All DG9262DY units undergo pre-shipment inspection (PSI). If there is an issue with DG9262DY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG9262DY part is unused and in its original packaging.
Return procedure for DG9262DY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG9262DY Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
