Vishay Siliconix DG9424DQ-T1-E3
- Part No.:
- DG9424DQ-T1-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
DG9424DQ-T1-E3.pdf
- Description:
- IC SWITCH SPST-NOX4 3OHM 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,123
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG9424DQ-T1-E3 from Vishay Siliconix is a low-voltage, dual-supply, quad SPST analog switch with 1.7 Ω on-resistance, 42 ns turn-on time, and ±3 V to ±6 V or 3 V to 12 V supply operation. It features break-before-make switching, 2000 V ESD protection, and is optimized for audio/video signal routing in precision instrumentation.
For engineers reviewing the DG9424DQ-T1-E3 datasheet, DG9424DQ-T1-E3 pinout, DG9424DQ-T1-E3 application, or DG9424DQ-T1-E3 equivalent, key selection criteria include on-resistance flatness over signal range, crosstalk (-77 dB), off-isolation (-56 dB), and TSSOP-16 package compatibility with high-density PCB layouts.
Technical Context
The DG9424DQ-T1-E3 implements BiCMOS process technology to support both single- and dual-supply operation while maintaining low RON and fast switching. Its control logic is active-high (ON when IN = 1), distinct from the DG9425's inverted logic and DG9426's mixed NO/NC configuration.
Each of its four independent SPST switches exhibits flat RON across the full analog signal range (0–12 V single supply or ±5 V dual supply), minimal charge injection (38 pC), and guaranteed break-before-make timing (2 ns minimum) - critical for preventing signal shorting in multiplexed data acquisition paths.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| On-resistance (RON) | 1.7 Ω typical at 12 V single supply - ensures <1% signal attenuation in 50 Ω systems and low thermal drift in precision sensor interfaces |
| Turn-on time (tON) | 42 ns typical - enables reliable switching at >10 MHz sample rates in ADC front-end multiplexing |
| Analog signal range | 0 to 12 V (single supply) or ±5 V (dual supply) - supports rail-to-rail audio, video, and industrial sensor signals without clipping |
| Off-isolation (OIRR) | -56 dB at 1 MHz - suppresses coupling between inactive channels in multi-channel ATE and communication systems |
| Crosstalk (XTALK) | -77 dB at 1 MHz - preserves signal integrity in adjacent switched paths, e.g., stereo audio routing |
| ESD protection | 2000 V HBM - eliminates need for external TVS diodes in handheld test equipment and consumer audio interfaces |
| Supply voltage range | 2.7–12 V single or ±3–±6 V dual - allows direct interfacing with 3.3 V logic and legacy ±5 V analog subsystems |
Pinout & Package
Package: 16-pin TSSOP (4.4 mm × 5.0 mm × 1.05 mm height), JEDEC MO-153 compliant, with 0.65 mm pitch and exposed thermal pad (not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 15, 16 (IN1–IN4) | Digital control input | Active-high TTL/CMOS-compatible logic inputs; drive internal gate drivers for corresponding switches |
| 3, 4, 13, 14 (COM1–COM4) | Analog common terminal | Signal path connection point shared between NC/NO and switch channel; must remain within V− to V+ rails |
| 5, 6, 11, 12 (NC1–NC4) | Normally closed switch terminal | Connected to COM when IN = 0; open when IN = 1 - used for default-path fail-safe routing |
| 7 (V−) | Negative supply rail | Bias reference for dual-supply operation; clamps analog signals below V− via internal diodes |
| 8 (V+) | Positive supply rail | Primary analog power rail; sets upper limit of analog signal range and RON performance |
| 9 (GND) | Ground reference | Logic ground return; separate from analog COM paths to minimize digital noise coupling |
| 10 (VL) | Logic supply voltage | Independent 3–12 V rail for control logic - decouples switching speed from analog supply fluctuations |
| 11, 12, 13, 14 (NO1–NO4) | Normally open switch terminal | Connected to COM only when IN = 1; isolated otherwise - enables signal gating and channel selection |
Key Features
| Feature | Design Value |
|---|---|
| Break-before-make switching | Guaranteed 2 ns minimum delay prevents momentary shorting between NC and NO paths during transition - essential for fault-tolerant ATE and telecom line cards |
| Flat RON vs. signal voltage | ≤1.7 Ω variation across full 0–12 V analog range - maintains consistent gain and THD in audio DAC output switching |
| Low charge injection (38 pC) | Minimizes voltage glitch on high-impedance nodes (e.g., ADC sample capacitors), reducing settling error and calibration drift |
| TTL/CMOS logic compatibility | Accepts 0.8 V / 2.4 V thresholds with <1 μA input current - enables direct interface with FPGA I/O banks and microcontroller GPIOs without level shifters |
| 190 MHz -3 dB bandwidth | Supports composite video (NTSC/PAL), USB 1.1 signaling, and broadband RF test signal routing without amplitude roll-off |
Applications
| Automatic Test Equipment (ATE) | Data Acquisition Systems |
|---|---|
Use Scenario: Multiplexing multiple sensor inputs into a shared ADC channel under microcontroller control. IC Role / Device Role / Timing Role: Quad SPST switch providing channel isolation and break-before-make sequencing to prevent cross-talk during reconfiguration. Use Value: 1.7 Ω RON and <42 ns tON enable sub-μs channel switching with <0.01% gain error - critical for high-throughput parametric testing. | Use Scenario: Routing analog outputs from multiple DACs to a common amplifier stage in programmable logic controller (PLC) I/O modules. IC Role / Device Role / Timing Role: Signal path selector with rail-to-rail analog range (±5 V) and low leakage (<0.2 nA) to preserve DC accuracy. Use Value: -77 dB crosstalk and -56 dB off-isolation ensure <10 μV coupling between channels - meets industrial 16-bit resolution requirements. |
| Audio Signal Routing | Communication Systems |
Use Scenario: Switching between microphone preamp outputs and line-level inputs in professional audio mixers. IC Role / Device Role / Timing Role: Low-distortion analog gate with flat RON and 190 MHz bandwidth supporting full-audio spectrum (20 Hz–20 kHz) plus ultrasonic monitoring tones. Use Value: 38 pC charge injection and <0.001% THD+N maintain studio-grade fidelity without audible zipper noise or transient artifacts. | Use Scenario: Selecting between xDSL line drivers and PABX codec interfaces in multi-service access gateways. IC Role / Device Role / Timing Role: High-speed analog switch enabling dynamic reconfiguration of signal paths in DSLAM line cards and VoIP media gateways. Use Value: 2000 V HBM ESD rating withstands repeated hot-plug events in field-deployed telecom hardware without protection circuitry overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad SPST analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4617ESE+ | Higher RON (3.5 Ω typ), slower tON (75 ns), no dual-supply support - operates 3 V to 15 V single supply only | Less suitable for ±5 V legacy telecom systems; requires higher drive voltage for full analog range | Select when cost sensitivity outweighs speed/RON needs and dual-supply operation is unnecessary |
| ADG1414BRUZ | Lower RON (1.3 Ω typ), faster tON (25 ns), but requires ≥4.5 V supply - not functional at 3 V | Incompatible with battery-powered 3.3 V systems; superior for high-speed instrumentation above 4.5 V | Select when system uses ≥4.5 V supplies and demands lowest possible on-resistance and propagation delay |
Compared with MAX4617ESE+ and ADG1414BRUZ, the DG9424DQ-T1-E3 uniquely balances 3 V operability, dual-supply flexibility, and 1.7 Ω RON - making it optimal for portable test gear and mixed-voltage industrial controllers where supply headroom is constrained.
Availability
DG9424DQ-T1-E3 is available at Aetrix Electronics and suitable for automatic test equipment, data acquisition systems, and audio signal routing requiring stable component supply across extended temperature ranges (-40 °C to +85 °C).
Supply support for DG9424DQ-T1-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix designs high-performance analog and discrete semiconductors, with expertise in precision switching, power management, and signal integrity solutions for industrial and communications markets.
The DG9424DQ-T1-E3 belongs to Vishay's low-voltage analog switch family engineered for high-fidelity signal routing in test, measurement, and audio/video infrastructure - emphasizing flat RON, low distortion, and robust ESD tolerance.
FAQ
What is the maximum analog signal voltage range supported by the DG9424DQ-T1-E3?
The DG9424DQ-T1-E3 supports 0 V to 12 V with single supply or ±3 V to ±6 V with dual supply. At ±5 V dual supply, the guaranteed analog signal range is ±5 V. Exceeding V+ or falling below V− triggers internal diode clamping - design must ensure signal excursions stay within (V− − 0.3 V) to (V+ + 0.3 V) per absolute maximum ratings.
Does the DG9424DQ-T1-E3 require external pull-up or pull-down resistors on its control inputs?
No, the DG9424DQ-T1-E3 does not require external biasing on IN1–IN4 pins. Its TTL/CMOS-compatible inputs draw <1 μA over temperature and recognize 0.8 V (low) and 2.4 V (high) thresholds. Direct connection to FPGA or MCU GPIOs is fully supported without additional components.
How does the DG9424DQ-T1-E3 differ from the DG9425DQ-T1-E3 and DG9426DQ-T1-E3?
The DG9424DQ-T1-E3 has active-high logic (ON when IN = 1), while DG9425DQ-T1-E3 uses active-low logic (ON when IN = 0). The DG9426DQ-T1-E3 integrates two normally open and two normally closed switches per package - unlike the DG9424DQ-T1-E3's four identical normally open configurations. Pinouts and supply requirements are identical across all three.
Can the DG9424DQ-T1-E3 operate reliably at 3.3 V supply?
Yes, the DG9424DQ-T1-E3 is fully specified down to 2.7 V single supply. At 3.3 V, RON rises to 13.8 Ω max (typ 8 Ω), tON increases to 163 ns typ, and analog range narrows to 0–3.3 V. All parameters remain guaranteed across -40 °C to +85 °C - validated in the datasheet's 3 V section (page 6).
Is thermal derating required for continuous operation of the DG9424DQ-T1-E3 in a 16-pin TSSOP package?
Yes - the DG9424DQ-T1-E3's power dissipation must be derated above 25 °C ambient. The datasheet specifies 7 mW/°C reduction beyond 25 °C, with a maximum package power dissipation of 450 mW at 25 °C and thermal resistance θJA = 178 °C/W. Layout must include adequate copper area under the exposed pad (if used) to meet junction temperature limits.
DG9424DQ-T1-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NO
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 3Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- 3V ~ 16V
- Voltage - Supply, Dual (V±):
- ±3V ~ 8V
- Switch Time (Ton, Toff) (Max):
- 51ns, 35ns
- -3db Bandwidth:
- -
- Charge Injection:
- 38pC
- Channel Capacitance (CS(off), CD(off)):
- 49pF, 37pF
- Current - Leakage (IS(off)) (Max):
- 1nA
- Crosstalk:
- -77dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
DG9424DQ-T1-E3 FAQ
1.How can I place an order for DG9424DQ-T1-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG9424DQ-T1-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG9424DQ-T1-E3 reliable?
The price and inventory of DG9424DQ-T1-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG9424DQ-T1-E3 is usually 5 days.
3.What payment methods are accepted for DG9424DQ-T1-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG9424DQ-T1-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG9424DQ-T1-E3?
DG9424DQ-T1-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG9424DQ-T1-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG9424DQ-T1-E3?
For technical support, including DG9424DQ-T1-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG9424DQ-T1-E3 requirements.
6.How does Aetrix verify that DG9424DQ-T1-E3 is sourced from the original manufacturer or authorized distributors?
All DG9424DQ-T1-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG9424DQ-T1-E3 meets industry standards.
7.What is the process for return or replacement of DG9424DQ-T1-E3?
All DG9424DQ-T1-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG9424DQ-T1-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG9424DQ-T1-E3 part is unused and in its original packaging.
Return procedure for DG9424DQ-T1-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG9424DQ-T1-E3 Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

