My Inquiry
My Account
Vishay Siliconix DG9461DV-T1-E3
- Part No.:
- DG9461DV-T1-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- SOT-23-6 Thin, TSOT-23-6
- Datasheet:
-
DG9461DV-T1-E3.pdf
- Description:
- IC SWITCH SPDT X 1 60OHM 6TSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,291
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG9461DV-T1-E3 from Vishay Siliconix is a low-voltage single-pole/double-throw (SPDT) CMOS analog switch optimized for battery-powered systems. It operates from +2.7 V to +5 V, delivers 40 Ω typical on-resistance at 5 V, achieves 35 ns turn-on and 20 ns turn-off times, and injects only 1 pC charge - enabling high-accuracy signal routing in portable test equipment and cellular handsets.
For engineers reviewing the DG9461DV-T1-E3 datasheet, DG9461DV-T1-E3 pinout, DG9461DV-T1-E3 application, or DG9461DV-T1-E3 equivalent, key selection criteria include guaranteed break-before-make timing, TSOP-6 package footprint constraints, sub-200 pA channel-on leakage at 25 °C, and compatibility with 3 V/5 V TTL/CMOS logic interfaces.
Technical Context
The DG9461DV-T1-E3 implements a monolithic CMOS SPDT switch built on Vishay's BCD-15 process, with epitaxial latchup protection and >2000 V HBM ESD rating per Method 3015.7. Its control logic uses standard TTL/CMOS thresholds (logic "0" ≤ 0.8 V, logic "1" ≥ 2.4 V), and internal diode clamping protects analog terminals against overvoltage up to V+ + 0.3 V.
Break-before-make operation is guaranteed with ≤20 ns transition interval, and bidirectional conduction ensures equal analog performance regardless of signal direction. The device supports full-rail analog signals from 0 V to V+ (0–5 V at 5 V supply), with off-isolation of –74 dB at 1 MHz and channel-on capacitance of 32 pF.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | +2.7 V to +5 V - enables direct integration into 3.3 V and 5 V logic domains without level shifters |
| On-Resistance (rDS(on)) | 40 Ω max at V+ = 5 V - minimizes signal attenuation and gain error in precision analog paths |
| Turn-On / Turn-Off Time | 35 ns / 20 ns - supports high-speed multiplexing in data acquisition and sample-and-hold circuits |
| Charge Injection | 1 pC - reduces voltage glitch and settling time in switched-capacitor and ADC front-end applications |
| Channel-On Leakage | 200 pA max at 25 °C - preserves accuracy in high-impedance sensor interfaces and battery monitoring |
| ESD Rating | >2000 V HBM - meets industrial handling requirements without additional external protection |
| Off-Isolation | –74 dB at 1 MHz - suppresses crosstalk between adjacent channels in multi-signal routing |
Pinout & Package
Package: TSOP-6 (Thin Small Outline Package, 6-pin, 1.5 mm height, 0.95 mm pitch).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN) | Digital Control Input | Accepts TTL/CMOS logic levels; controls switch state (0 = NC path closed, 1 = NO path closed) |
| 2 (NO) | Normally Open Terminal | Analog output terminal connected to COM when IN = logic high |
| 3 (COM) | Common Analog Terminal | Shared I/O node; bidirectionally routes signal to NO or NC based on IN state |
| 4 (GND) | Ground Reference | Return path for logic and analog circuitry; must be low-impedance for noise control |
| 5 (NC) | Normally Closed Terminal | Analog output terminal connected to COM when IN = logic low |
| 6 (V+) | Positive Supply Rail | Provides power for internal CMOS switches and logic; also defines analog signal range (0 to V+) |
Key Features
| Feature | Design Value |
|---|---|
| Guaranteed Break-Before-Make | Ensures no transient short between NO and NC paths during switching - critical for avoiding signal corruption in sensitive analog systems |
| Low On-Resistance Flatness | ≤6 Ω variation across 1–3 V analog input range at 5 V supply - maintains consistent gain and linearity in variable-amplitude signals |
| Sub-1 pC Charge Injection | 1 pC typical - limits output voltage step in capacitor-coupled stages, reducing settling time in precision sampling |
| TSOP-6 Footprint | 1.5 mm × 3.0 mm body size - saves board space in ultra-compact portable electronics without sacrificing thermal or electrical performance |
| TTL/CMOS-Compatible Logic | Input thresholds defined as ≤0.8 V (low) and ≥2.4 V (high) - eliminates need for external logic-level translation in mixed-supply designs |
Applications
| Battery-Powered Test Equipment | Cellular Handset Signal Routing |
|---|---|
Use Scenario: Multiplexing sensor inputs and reference voltages in handheld multimeters and portable oscilloscopes. IC Role / Device Role: SPDT analog switch selecting between calibration references and DUT signals under microcontroller control. Use Value: 40 Ω rDS(on) and 1 pC charge injection preserve measurement accuracy; TSOP-6 footprint enables compact PCB layout. | Use Scenario: Routing audio, RF, and baseband signals between transceiver ICs, codecs, and antenna switches in 4G/LTE smartphones. IC Role / Device Role: Low-leakage analog switch managing signal path selection in power-sensitive RF front-end modules. Use Value: 200 pA max ICOM(on) prevents battery drain; 35 ns switching supports fast mode transitions during call setup and handover. |
| Sample-and-Hold Circuits | Military Radio Front Ends |
Use Scenario: Sampling analog sensor outputs into ADCs with minimal hold-mode droop and acquisition-time error. IC Role / Device Role: Precision analog switch isolating the sampling capacitor from source impedance during hold phase. Use Value: Guaranteed break-before-make prevents capacitor shorting; low leakage (<5000 pA over temperature) extends hold time beyond 10 ms. | Use Scenario: Signal conditioning and path selection in ruggedized HF/VHF tactical radios operating across –40 °C to +85 °C. IC Role / Device Role: High-reliability SPDT switch routing receive/transmit paths and antenna diversity signals. Use Value: >2000 V HBM ESD rating withstands field handling; –40 °C to +85 °C operation matches military environmental specs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SPDT analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4617EUT+T | Higher rDS(on) (60 Ω typ at 5 V), slower tON (60 ns), same TSOP-6 package | Lower bandwidth suitability; less ideal for >1 MSPS sampling | Select when cost sensitivity outweighs speed/leakage requirements |
| ADG849BRMZ-REEL7 | Lower leakage (10 pA typ), higher supply range (1.8–5.5 V), same 6-pin MSOP package | Better for ultra-low-power IoT sensors; not qualified for military temp range | Select when sub-100 pA leakage is mandatory and extended temperature is not required |
Compared with MAX4617EUT+T and ADG849BRMZ-REEL7, the DG9461DV-T1-E3 offers superior switching speed and military-grade temperature support, while maintaining best-in-class charge injection - making it optimal for portable instrumentation and tactical comms where accuracy, speed, and ruggedness intersect.
Availability
DG9461DV-T1-E3 is available at Aetrix Electronics and suitable for battery-operated systems, portable test equipment, and cellular handset designs requiring stable component supply, RoHS-compliant packaging, and long-term lifecycle continuity.
Supply support for DG9461DV-T1-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global semiconductor manufacturer specializing in discrete MOSFETs, diodes, optoelectronics, and analog switches, with emphasis on high-reliability, high-performance components for industrial and defense markets.
The DG9461DV-T1-E3 belongs to Vishay's low-voltage analog switch product line, engineered specifically for portable, battery-constrained applications demanding low on-resistance, minimal charge injection, and guaranteed break-before-make timing.
FAQ
What is the maximum analog signal voltage supported by the DG9461DV-T1-E3?
The DG9461DV-T1-E3 supports analog signals from 0 V to V+, where V+ ranges from +2.7 V to +5 V. At V+ = 5 V, the full analog range is 0–5 V. Signals exceeding V+ + 0.3 V or falling below –0.3 V are clamped by internal diodes - so the absolute maximum analog voltage is limited to V+ + 0.3 V. This rail-to-rail capability makes DG9461DV-T1-E3 suitable for direct interfacing with unbuffered ADCs and DACs in 3.3 V and 5 V systems.
Does the DG9461DV-T1-E3 require external pull-up or pull-down resistors on its IN pin?
No, the DG9461DV-T1-E3 does not require external pull-up or pull-down resistors on the IN pin. Its digital input is TTL/CMOS-compatible with defined thresholds: logic low ≤ 0.8 V and logic high ≥ 2.4 V. As long as the driving source meets these voltage levels and stays within ±1 µA input current limits, no external biasing is needed. This simplifies interface design with microcontrollers and FPGAs, especially in space-constrained layouts where DG9461DV-T1-E3 is commonly deployed.
Is the DG9461DV-T1-E3 pin-compatible with the SOIC-8 version DG9461DY-T1-E3?
No, the DG9461DV-T1-E3 is not pin-compatible with DG9461DY-T1-E3. DG9461DV-T1-E3 uses a 6-pin TSOP-6 package with pinout IN–NO–COM–GND–NC–V+, whereas DG9461DY-T1-E3 uses an 8-pin SOIC-8 package with additional pins including NC and separate ground connections. Board redesign is required to substitute one for the other. Always verify package dimensions and pin mapping before migration - the DG9461DV-T1-E3 is intended for space-constrained applications where the smaller TSOP-6 footprint is essential.
What is the guaranteed break-before-make time for the DG9461DV-T1-E3?
The DG9461DV-T1-E3 guarantees break-before-make operation with a maximum transition interval (td) of 20 ns at room temperature and V+ = 5 V. This specification ensures that the NC path fully disconnects before the NO path connects - eliminating momentary shorts between signal paths. This behavior is process-guaranteed (not production-tested) and holds across the full –40 °C to +85 °C operating range, making DG9461DV-T1-E3 reliable in safety-critical analog routing such as medical sensor multiplexing and military radio signal isolation.
How does the DG9461DV-T1-E3 handle overvoltage conditions on analog terminals?
The DG9461DV-T1-E3 includes internal diode clamping on all analog terminals (NO, NC, COM) to protect against overvoltage. When any analog pin exceeds V+ + 0.3 V or falls below –0.3 V, current is shunted through these diodes to V+ or GND. To prevent damage, forward diode current must be limited to the device's maximum ratings (±20 mA continuous, ±40 mA pulsed). External series resistors are recommended in high-energy signal paths - a key design consideration confirmed in the official DG9461DV-T1-E3 datasheet (Document Number 70832, Rev. C).
DG9461DV-T1-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Switch Circuit:
- SPDT
- Multiplexer/Demultiplexer Circuit:
- 2:1
- Number of Circuits:
- 1
- On-State Resistance (Max):
- 60Ohm
- Channel-to-Channel Matching (ΔRon):
- 400mOhm
- Voltage - Supply, Single (V+):
- 2.7V ~ 5V
- Voltage - Supply, Dual (V±):
- -
- Switch Time (Ton, Toff) (Max):
- 75ns, 50ns
- -3db Bandwidth:
- -
- Charge Injection:
- 2pC
- Channel Capacitance (CS(off), CD(off)):
- 7pF
- Current - Leakage (IS(off)) (Max):
- 100pA
- Crosstalk:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-TSOP
DG9461DV-T1-E3 FAQ
1.How can I place an order for DG9461DV-T1-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG9461DV-T1-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG9461DV-T1-E3 reliable?
The price and inventory of DG9461DV-T1-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG9461DV-T1-E3 is usually 5 days.
3.What payment methods are accepted for DG9461DV-T1-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG9461DV-T1-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG9461DV-T1-E3?
DG9461DV-T1-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG9461DV-T1-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG9461DV-T1-E3?
For technical support, including DG9461DV-T1-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG9461DV-T1-E3 requirements.
6.How does Aetrix verify that DG9461DV-T1-E3 is sourced from the original manufacturer or authorized distributors?
All DG9461DV-T1-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG9461DV-T1-E3 meets industry standards.
7.What is the process for return or replacement of DG9461DV-T1-E3?
All DG9461DV-T1-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG9461DV-T1-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG9461DV-T1-E3 part is unused and in its original packaging.
Return procedure for DG9461DV-T1-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG9461DV-T1-E3 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
