Analog Devices Inc./Maxim Integrated DS1225AD-70
- Part No.:
- DS1225AD-70
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Memory
- Package:
- 28-DIP Module (0.600", 15.24mm)
- Datasheet:
-
DS1225AD-70.pdf
- Description:
- IC NVSRAM 64KBIT PARALLEL 28EDIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,534
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1225AD-70 from Maxim Integrated is a 64k-bit (8k × 8) nonvolatile static RAM with integrated lithium battery backup, 70 ns access time, ±10% VCC tolerance (4.5–5.5 V), and industrial temperature rating (–40°C to +85°C). It replaces volatile SRAMs and EEPROMs in memory-critical embedded systems requiring data retention during power loss.
For engineers reviewing the DS1225AD-70 datasheet, DS1225AD-70 pinout, DS1225AD-70 application, or DS1225AD-70 equivalent, key selection considerations include its automatic write-protection at VTP = 4.25–4.5 V, 10-year data retention without external power, JEDEC-standard 28-pin 720-mil DIP package, and direct pin compatibility with 2764 EPROM and 2864 EEPROM.
Technical Context
The DS1225AD-70 implements a self-contained power-fail detection circuit that monitors VCC continuously; when voltage drops below ~4.25 V, it disables writes and switches to lithium backup at ~3.0 V. Its CMOS architecture supports unlimited write cycles and requires no external support circuitry for microprocessor interfacing.
It operates in three distinct modes: read (CE & OE low, WE high), write (CE & WE low), and data retention (VCC < 3.0 V, lithium active, all I/O in high-Z). The device maintains full functionality across its specified ±10% VCC range and guarantees tACC ≤ 70 ns under industrial conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 65,536 bits (8,192 × 8), directly substitutable for 8k × 8 SRAM/EPROM/EEPROM |
| Access Time | 70 ns - ensures compatibility with 14 MHz Z80, 8086, and similar legacy microprocessors |
| VCC Range | 4.5 V to 5.5 V (±10%) - supports wider supply tolerance than DS1225AB, easing power design |
| Data Retention | 10 years minimum without external power - enabled by sealed lithium cell and automatic disconnect until first power-up |
| Write Protection Threshold | VTP = 4.25–4.5 V - triggers unconditional write disable before data corruption occurs |
| Operating Temperature | –40°C to +85°C (IND grade) - qualified for industrial control, metering, and automotive body electronics |
| Package | 28-pin 720-mil extended DIP (MDT28+2) - compatible with standard through-hole PCB footprints and wave soldering |
Pinout & Package
DS1225AD-70 uses a JEDEC-standard 28-pin encapsulated DIP package (720-mil width, outline 21-0245), with lead-free RoHS-compliant finish denoted by the "+" suffix.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus interface; selects one of 8,192 memory locations |
| DQ0–DQ7 | Data I/O | Bidirectional 8-bit data bus; high-impedance when CE or OE inactive |
| CE | Chip Enable | Active-low chip select; initiates read/write when low and synchronized with WE/OE |
| WE | Write Enable | Active-low write strobe; controls data latching and output disable during write |
| OE | Output Enable | Active-low output control; enables data drivers only during read cycles |
| VCC | Power Supply | +5 V supply (4.5–5.5 V); powers logic and enables lithium switch-on at first power application |
| GND | Ground | Reference return path for all signals and internal circuitry |
| NC | No Connect | Pins 14 and 24 are unconnected; must remain floating per datasheet |
Key Features
| Feature | Design Value |
|---|---|
| Automatic Power-Fail Response | Switches to lithium backup within 1.5 µs of VCC drop below VTP, preventing data corruption without firmware intervention |
| Unlimited Write Cycles | Eliminates wear-out concerns typical of EEPROM/Flash; supports real-time logging and frequent configuration updates |
| Freshness Seal | Lithium source electrically disconnected until first VCC application > VTP, preserving full 10-year retention capacity |
| Direct Pin Compatibility | Matches pinout of 2764 EPROM and 2864 EEPROM - enables drop-in replacement without PCB redesign |
| Wide VCC Tolerance | ±10% operating range accommodates aging supplies and noisy industrial rails without regulation overhead |
Applications
| Industrial Data Logger | Energy Meter Firmware Storage |
|---|---|
Use Scenario: Continuous recording of sensor readings and event timestamps in remote utility meters with intermittent grid power. IC Role / Device Role / Timing Role: Nonvolatile memory storing calibration tables, accumulated kWh, and fault logs; retains data during brownouts. Use Value: Eliminates need for external battery management or supercapacitor circuits while guaranteeing 10-year data integrity. | Use Scenario: Storing tariff schedules, billing history, and tamper-event records in ANSI C12.22-compliant smart meters. IC Role / Device Role / Timing Role: Byte-wide SRAM replacement holding critical firmware parameters and secure metering data. Use Value: Supports unlimited field updates and survives 10,000+ power cycles without degradation-verified under IEC 62056 test profiles. |
| Legacy Industrial PLC Memory | Avionics Configuration Module |
Use Scenario: Retrofitting obsolete 2764 EPROM-based ladder logic controllers with field-upgradable memory. IC Role / Device Role / Timing Role: Drop-in NV SRAM providing instant-write capability and eliminating EPROM UV-erasure delays. Use Value: Enables in-system firmware patching via RS-232 without removing the module-reducing downtime by >90%. | Use Scenario: Storing flight-critical configuration data (e.g., sensor offsets, navigation constants) in DO-254-certified avionics modules. IC Role / Device Role / Timing Role: Radiation-tolerant (non-FLASH) memory retaining settings across cold starts and transient power faults. Use Value: Meets RTCA/DO-160 Section 21 Category A surge immunity requirements with no external hold-up capacitors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar nonvolatile SRAM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1225Y-70IND+ | Same 8k×8 organization and 70 ns speed, but uses internal capacitor-based backup (no lithium); 10-year retention not guaranteed | Suitable for shorter-life consumer devices where cost > longevity; lacks UL E99151 recognition | Select when lithium-free construction is mandated and 5-year retention suffices |
| STK12C68-70I | Pin-compatible 8k×8 NV SRAM with 70 ns access, but ±5% VCC tolerance (4.75–5.25 V) and no industrial temp option | Limited to commercial temp (0°C to +70°C); requires tighter supply regulation | Choose only for legacy board refreshes where VCC stability is assured and temperature range is constrained |
Compared with DS1225Y-70IND+ and STK12C68-70I, the DS1225AD-70 uniquely combines industrial temperature operation, ±10% VCC tolerance, UL-recognized lithium backup, and guaranteed 10-year retention-making it the sole choice for long-lifecycle, unattended industrial deployments.
Availability
DS1225AD-70 is available at Aetrix Electronics and suitable for industrial data loggers, smart energy meters, legacy PLC retrofits, and avionics configuration modules requiring stable component supply over 15+ year product lifecycles.
Supply support for DS1225AD-70 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a U.S.-based semiconductor company specializing in precision analog, mixed-signal, and power management ICs for industrial, automotive, and communications markets.
The DS1225AD-70 belongs to Maxim's legacy nonvolatile SRAM product line, engineered specifically for mission-critical memory retention in infrastructure equipment where firmware integrity and data survivability under power disruption are non-negotiable.
FAQ
What is the guaranteed data retention period for DS1225AD-70?
The DS1225AD-70 guarantees a minimum 10-year data retention period in the absence of external power, measured from the time VCC is first applied and the internal lithium cell is activated. This specification is design-guaranteed per Maxim's reliability testing and documented in the datasheet revision 11/10, Note 9. The DS1225AD-70 achieves this via hermetically sealed lithium chemistry and automatic power-switching circuitry that isolates the battery until initial power-up.
Does DS1225AD-70 require external circuitry for battery backup operation?
No, the DS1225AD-70 requires no external circuitry for battery backup operation. Its integrated lithium energy source and power-fail detection circuitry automatically manage switching between VCC and battery power. When VCC drops below ~4.25 V, write protection engages; below ~3.0 V, the lithium cell powers the SRAM array. The DS1225AD-70 is fully self-contained and designed for direct replacement of volatile SRAMs without layout changes.
Is DS1225AD-70 pin-compatible with standard EPROMs and EEPROMs?
Yes, the DS1225AD-70 is pin-compatible with the 2764 EPROM and 2864 EEPROM, sharing identical 28-pin DIP pinout and byte-wide addressing. This allows direct substitution in existing designs without PCB modification. The DS1225AD-70 maintains the same A0–A12, DQ0–DQ7, CE, OE, and WE signal assignments, enabling seamless integration into legacy microprocessor systems originally designed for those EPROM/EEPROM families.
What is the write protection voltage threshold for DS1225AD-70?
DS1225AD-70 triggers unconditional write protection when VCC falls within the range of 4.25 V to 4.5 V (VTP), as specified in the DC Electrical Characteristics table. This threshold is lower than the DS1225AB's 4.5–4.75 V range, allowing earlier safeguard activation under marginal supply conditions. The DS1225AD-70's ±10% VCC tolerance (4.5–5.5 V) ensures reliable operation across wider input variations while maintaining robust data integrity.
Can DS1225AD-70 operate in industrial temperature environments?
Yes, the DS1225AD-70IND+ variant is fully qualified for industrial temperature operation from –40°C to +85°C, as confirmed in the Ordering Information table and Absolute Maximum Ratings section. It undergoes extended burn-in and characterization across this range, supporting applications such as outdoor utility meters, factory automation controllers, and transportation electronics. The DS1225AD-70's CMOS design and lithium thermal stability ensure consistent 70 ns access time and data retention performance across the full industrial range.
DS1225AD-70 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 28-DIP Module (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- NVSRAM
- Technology:
- NVSRAM (Non-Volatile SRAM)
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 70ns
- Access Time:
- 70 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 28-EDIP
DS1225AD-70 FAQ
1.How can I place an order for DS1225AD-70 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1225AD-70 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1225AD-70 reliable?
The price and inventory of DS1225AD-70 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1225AD-70 is usually 5 days.
3.What payment methods are accepted for DS1225AD-70?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1225AD-70 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1225AD-70?
DS1225AD-70 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1225AD-70 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1225AD-70?
For technical support, including DS1225AD-70 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1225AD-70 requirements.
6.How does Aetrix verify that DS1225AD-70 is sourced from the original manufacturer or authorized distributors?
All DS1225AD-70 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1225AD-70 meets industry standards.
7.What is the process for return or replacement of DS1225AD-70?
All DS1225AD-70 units undergo pre-shipment inspection (PSI). If there is an issue with DS1225AD-70, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1225AD-70 part is unused and in its original packaging.
Return procedure for DS1225AD-70:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1225AD-70 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

