My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1345WP-100+
- Part No.:
- DS1345WP-100+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Memory
- Package:
- 34-PowerCap™ Module
- Datasheet:
-
DS1345WP-100+.pdf
- Description:
- IC NVSRAM 1MBIT PAR 34PWRCAP
- Quantity:
- Payment:
- Shipping:
Inventory:2,953
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1345WP-100+ from Maxim Integrated is a 3.3V, 1024k-bit (131,072 × 8) nonvolatile SRAM with integrated lithium battery backup, 100 ns access time, automatic power-fail write protection, and open-drain RST/BW outputs for system monitoring in industrial data logging systems.
For engineers reviewing the DS1345WP-100+ datasheet, DS1345WP-100+ pinout, DS1345WP-100+ application, or DS1345WP-100+ equivalent, this page delivers verified timing behavior, battery warning logic, VCC fail-detect response, and PowerCap Module (PCM) integration requirements without inference or generic assumptions.
Technical Context
The DS1345WP-100+ implements autonomous power-loss detection at VTP = 2.8–3.0 V, triggering immediate write protection and switching to lithium backup when VCC falls below ~2.5 V. Its RST output holds processors in reset for 150–350 ms after power-up, while BW asserts for 1 s after each 24-hour battery test if voltage drops below 2.6 V.
It operates as a drop-in replacement for 128k × 8 volatile SRAMs, EEPROMs, or Flash, requiring no external support circuitry for data retention. The PCM package separates reflow-soldered base module from snap-on DS9034PC PowerCap, enabling safe high-temperature assembly and field-replaceable battery service.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 1024 kbit (131,072 × 8), directly replaces 128k × 8 SRAM/EEPROM/Flash in same footprint |
| Access Time | 100 ns - guarantees deterministic read/write latency for real-time control buffers |
| Data Retention | 10 years minimum without external power - enabled by factory-fresh lithium cell disconnected until first VCC application |
| Standby Current | 50 µA typical - enables low-power battery-backed operation in always-on edge nodes |
| VCC Monitoring Threshold | VTP = 2.8–3.0 V - initiates write protection before data corruption occurs during brownout |
| Battery Warning Logic | Daily 1 s test with 2.6 V trip point - provides actionable early-warning signal before backup capacity depletion |
| Operating Voltage | 3.0–3.6 V - compatible with standard 3.3 V LDO rails and tolerant of ±10% supply variation |
Pinout & Package
DS1345WP-100+ uses the 34-pin PowerCap Module (PCM) package - a surface-mountable base module designed for mating with DS9034PC+ or DS9034PCI+ snap-on PowerCap. The PCM enables reflow soldering without thermal damage to the lithium cell.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A16 | Address Inputs | 17-bit address bus supporting full 131,072-word addressing; no internal address latching |
| DQ0–DQ7 | Data I/O | Bi-directional 8-bit data bus with high-impedance tri-state control via CE/OE/WE |
| CE, WE, OE | Control Inputs | Standard SRAM control signals; write cycle initiated by falling edge of later of CE or WE |
| RST | Reset Output | Open-drain active-low reset signal held for 150–350 ms after VCC valid; requires external pull-up |
| BW | Battery Warning | Open-drain output asserted for ≥1 s if battery voltage < 2.6 V during daily test; remains active until PowerCap replacement |
| VCC, GND | Power Rails | 3.3 V supply and ground; VCC ramp-up must exceed 3.0 V before normal operation resumes |
| NC | No Connect | Two pins (positions 17 & 18) are unconnected; must remain unpopulated on PCB |
Key Features
| Feature | Design Value |
|---|---|
| Automatic Write Protection | Engages unconditionally when VCC drops below VTP (2.8–3.0 V), preventing corruption during brownout or power loss |
| Freshness Seal | Lithium cell electrically disconnected at shipment; full energy capacity preserved until first VCC application > VTP |
| Integrated Power Monitor | RST output warns processor of impending failure and ensures clean boot via 200 ms nominal power-on reset hold |
| Field-Replaceable Battery | DS9034PC+ PowerCap snaps onto PCM base; keyed design prevents misalignment and allows maintenance without board removal |
| Standardized Pinout | Same 34-pin PCM layout across Maxim's nonvolatile SRAM family - simplifies migration between densities |
Applications
| Industrial Data Logger | Medical Device Memory Buffer |
|---|---|
Use Scenario: Continuous acquisition of sensor readings in remote environmental monitors with infrequent upload cycles. IC Role / Device Role / Timing Role: Nonvolatile SRAM buffer holding up to 131,072 bytes of timestamped measurements during mains outage. Use Value: 10-year data retention eliminates need for periodic battery replacement or external EEPROM wear leveling. | Use Scenario: Temporary storage of ECG waveforms and diagnostic metadata in portable defibrillators prior to transmission. IC Role / Device Role / Timing Role: High-speed, low-latency memory buffer that retains critical patient data during sudden AC loss or battery swap. Use Value: 100 ns access time enables real-time waveform capture; automatic write protection prevents data loss during 2.5–3.0 V brownout windows. |
| PLC Configuration Storage | Avionics Black Box Recorder |
Use Scenario: Storing ladder logic runtime variables and I/O state snapshots in programmable logic controllers operating in harsh factory environments. IC Role / Device Role / Timing Role: Nonvolatile memory providing deterministic read/write performance under wide temperature (-40°C to +85°C for IND variant) and voltage fluctuation. Use Value: RST output synchronizes controller reset with power stabilization; BW flag alerts maintenance crew to scheduled PowerCap replacement. | Use Scenario: Crash-protected flight parameter logging in unmanned aerial vehicles where vibration and thermal cycling demand robust data integrity. IC Role / Device Role / Timing Role: Mission-critical memory buffer retaining last 131,072 instruction cycles and sensor telemetry during impact-induced power interruption. Use Value: Lithium backup engages within 1.5 µs of VCC fail detect (tPD), ensuring zero-cycle data loss even during rapid voltage collapse. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar nonvolatile SRAM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1345WP-100IND+ | Same electrical specs and pinout, but rated for -40°C to +85°C industrial temperature range | Required for outdoor, automotive, or factory-floor deployments outside 0°C–70°C commercial range | Select DS1345WP-100IND+ when ambient operating temperature exceeds 70°C or falls below 0°C |
| DS1347WP-100+ | Same PCM package and pinout, but includes integrated real-time clock (RTC) alongside 1024k NV SRAM | Used where timestamped data logging requires hardware RTC co-location with memory | Choose DS1347WP-100+ only if precise time-of-event stamping is required; adds RTC overhead and cost |
Compared with DS1345WP-100+, DS1345WP-100IND+ extends thermal reliability without changing interface or timing, while DS1347WP-100+ adds RTC functionality at the cost of increased complexity-neither is pin-compatible with non-PCM variants like SOIC-packaged predecessors.
Availability
DS1345WP-100+ is available at Aetrix Electronics and suitable for industrial data loggers, medical device memory buffers, PLC configuration storage, and avionics black box recorders requiring stable component supply with guaranteed 10-year data retention and field-serviceable battery backup.
Supply support for DS1345WP-100+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for industrial, medical, and communications applications.
The DS1345W product line delivers self-contained nonvolatile SRAM modules with integrated battery monitoring and power-fail protection, targeting systems needing deterministic data retention without external supervision or firmware intervention.
FAQ
What is the guaranteed data retention period for DS1345WP-100+?
The DS1345WP-100+ guarantees minimum 10 years of data retention in the absence of external power, measured from the time VCC is first applied and the internal lithium cell is activated. This specification assumes proper operation within recommended DC conditions and excludes exposure to absolute maximum stress ratings.
Does DS1345WP-100+ require an external PowerCap to function?
Yes, DS1345WP-100+ requires either DS9034PC+ or DS9034PCI+ PowerCap to be snapped onto its 34-pin PCM base to complete the nonvolatile SRAM module. The base alone lacks the lithium cell and cannot retain data without the PowerCap installed and properly seated.
How does the battery warning (BW) output behave on DS1345WP-100+?
The BW output on DS1345WP-100+ is an open-drain signal that asserts low for ≥1 second if the internal lithium cell voltage falls below 2.6 V during its daily 1-second test. Once asserted, BW remains active until the PowerCap is replaced-even if subsequent tests show voltage above threshold-providing unambiguous end-of-life indication.
What is the purpose of the RST output on DS1345WP-100+?
The RST output on DS1345WP-100+ is an open-drain reset signal that holds connected processors in reset for 150–350 ms after VCC becomes valid, preventing execution during power-on transients. It also asserts during VCC out-of-tolerance conditions to warn of imminent power failure, requiring an external pull-up resistor for proper operation.
Can DS1345WP-100+ operate without external pull-up resistors on RST and BW?
No, DS1345WP-100+ cannot operate correctly without external pull-up resistors on both RST and BW pins. These outputs are open-drain and incapable of sourcing current; omission of pull-ups will prevent proper reset assertion and battery warning signaling, leading to unreliable system behavior during power transitions.
DS1345WP-100+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 34-PowerCap™ Module
- Packaging:
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- -
- Memory Format:
- NVSRAM
- Technology:
- -
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- -
- Access Time:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- 34-PowerCap Module
DS1345WP-100+ FAQ
1.How can I place an order for DS1345WP-100+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1345WP-100+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1345WP-100+ reliable?
The price and inventory of DS1345WP-100+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1345WP-100+ is usually 5 days.
3.What payment methods are accepted for DS1345WP-100+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1345WP-100+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1345WP-100+?
DS1345WP-100+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1345WP-100+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1345WP-100+?
For technical support, including DS1345WP-100+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1345WP-100+ requirements.
6.How does Aetrix verify that DS1345WP-100+ is sourced from the original manufacturer or authorized distributors?
All DS1345WP-100+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1345WP-100+ meets industry standards.
7.What is the process for return or replacement of DS1345WP-100+?
All DS1345WP-100+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1345WP-100+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1345WP-100+ part is unused and in its original packaging.
Return procedure for DS1345WP-100+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1345WP-100+ Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
