Analog Devices Inc./Maxim Integrated DS28DG02G-3C+T
- Part No.:
- DS28DG02G-3C+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Memory
- Package:
- 36-WFQFN Exposed Pad
- Datasheet:
-
DS28DG02G-3C+T.pdf
- Description:
- IC EEPROM 2KBIT SPI 2MHZ 36TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,284
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS28DG02G-3C+T from Maxim Integrated is a 2Kb SPI EEPROM with integrated 12-bit parallel I/O (PIO), real-time clock/calendar with alarm, CPU reset monitor, battery voltage monitor, and watchdog timer. It operates from 2.2V to 5.25V over –40°C to +85°C, features 36-pin TQFN-EP (6mm × 6mm) packaging, and supports up to 2MHz SPI communication in modes (0,0) and (1,1). It is used in asset-tracking systems and patient-monitoring devices requiring nonvolatile configuration storage, time-stamped event logging, and system-level supervision.
For engineers reviewing the DS28DG02G-3C+T datasheet, DS28DG02G-3C+T pinout, DS28DG02G-3C+T application, or DS28DG02G-3C+T equivalent, key selection considerations include its 12 reconfigurable PIOs with LED drive capability, factory-set 3.3V ±5% VCC reset threshold, user-programmable battery monitor trip points (2.5V/2.25V/2.0V/1.75V), and RTC with leap-year compensation and BCD-format calendar registers.
Technical Context
The DS28DG02G-3C+T integrates multiple supervisory functions into a single SPI-accessed device: its RTC uses an external 32.768kHz crystal or TCXO input (X1/X2 pins) and stores time/date in BCD format across eight NV SRAM registers (129h–12Fh), automatically compensating for leap years through year 2099. The 12 PIOs are grouped into four configurable banks (0–3, 4–7, 8–11), each supporting push-pull or open-drain output type and low/high-current switching mode, with power-on defaults stored in NV EEPROM at addresses 10Ah–10Fh.
Its dual voltage monitoring includes a precision VCC reset generator (trip point 2.97V–3.14V at +25°C, ±2.5% tolerance over temperature) with hysteresis and manual reset debounce, plus a user-programmable battery monitor (VBAT) with five selectable thresholds and hourly self-test capability. Alarm outputs ALMZ, WDOZ, and RSTZ are open-drain and independently enabled via the multifunction control register (134h).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| EEPROM capacity | 2Kb (256 × 8), organized as four 64-byte blocks with page-write up to 16 bytes |
| SPI interface | Supports modes (0,0) and (1,1) at up to 2MHz; CSZ, SCK, SI, SO pins fully compliant |
| Real-time clock | BCD-format calendar with automatic leap-year correction; powered by VBAT when VCC drops below 2.13V |
| VCC reset threshold | Factory-set 3.3V −5% (2.97V typical); hysteresis of 0.4–0.6% ensures noise immunity |
| Battery monitor thresholds | User-selectable: 2.5V, 2.25V, 2.0V, or 1.75V; ±2.5% tolerance over −40°C to +85°C |
| Watchdog timeout | Programmable: 1.6s / 0.8s / 0.4s / 0.2s (typical); triggered by WDI high pulse or missing pulse |
| Operating voltage range | 2.2V to 5.25V; supports both 3.3V and 5V system rails without level-shifting |
| Temperature range | −40°C to +85°C; qualified for industrial and medical-grade embedded applications |
Pinout & Package
DS28DG02G-3C+T is housed in a 36-lead, 6mm × 6mm TQFN-EP package with exposed paddle (pin code T3666+3), requiring soldering to PCB ground plane per Application Note 3273 for thermal and electrical stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| X1 | 32.768kHz crystal input 1 or TCXO clock input | Connects to one terminal of 32.768kHz crystal (12.5pF, ESR ≤45kΩ) or external TCXO output |
| X2 | 32.768kHz crystal input 2 | Completes crystal oscillator circuit; no internal load capacitance - external caps required |
| RSTZ | Open-drain reset output / manual reset input | Active-low reset signal asserted on VCC drop below trip point, watchdog timeout, or external pull-down |
| WDI | Watchdog input (active-high) | Strobes watchdog timer; failure to toggle within timeout period triggers WDOZ/ALMZ assertion |
| WDOZ | Open-drain watchdog alarm output | Configurable independent alarm output; driven low on watchdog timeout unless disabled in register 134h |
| WPZ | Hardware write-protect input (active-low) | Disables all EEPROM and register writes when pulled low; overrides software write-enable commands |
| PIO0–PIO11 | Configurable bidirectional I/O lines | Each individually set as input/output; output type (push-pull/open-drain) and current mode (low/high) programmable per group |
| VBAT | Backup battery supply | Powers RTC and RSTZ during main supply loss; must be ≥1.5V for valid operation |
| ALMZ | Open-drain alarm output | Asserted low on RTC alarm, battery monitor fault, or user-selected watchdog alarm |
| SO/SI/SCK/CSZ | SPI serial interface signals | Full-duplex SPI master/slave interface; SO tri-state when CSZ high; supports daisy-chaining via CSZ |
| GND / EP | Ground reference / exposed paddle | EP must be soldered to PCB ground plane for thermal dissipation and noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Unique 64-bit registration number | Factory-programmed ROM (118h–11Fh) enables secure device identification and anti-counterfeiting in asset-tracking systems |
| 12 reconfigurable PIOs with LED drive | Each PIO delivers up to 30mA sink current (VCC = 5.25V), enabling direct LED driving without external drivers |
| RTC with leap-year compensation | Automatically adjusts February length for years divisible by 4 (including year 2000), valid through year 2099 |
| User-programmable VBAT monitor | Four fixed thresholds (2.5V/2.25V/2.0V/1.75V) plus −5% option; hourly self-test ensures battery health visibility |
| EEPROM write endurance | 200k cycles per 16-byte page at +25°C; 10ms max write time enables fast field updates |
| ESD protection | ±4kV HBM (IEC 1000-4-2) on all pins except X1/X2, ensuring robustness in handling and assembly |
Applications
| Asset-Tracking Systems | Patient-Monitoring Systems |
|---|---|
Use Scenario: Tamper-evident logging of equipment location, usage time, and environmental exposure in hospital mobile carts and infusion pumps. IC Role / Device Role / Timing Role: DS28DG02G-3C+T acts as secure time-stamped event logger and configuration manager, using RTC alarm to trigger periodic data capture and EEPROM to store encrypted audit trails. Use Value: Eliminates need for separate RTC, supervisor, and EEPROM ICs; unique 64-bit ID prevents cloning and ensures chain-of-custody integrity. | Use Scenario: Continuous vital-sign recording in Holter heart monitors with battery-backed timekeeping and low-power sleep states. IC Role / Device Role / Timing Role: DS28DG02G-3C+T provides battery-monitored RTC for timestamping ECG samples, while VBAT sustains RSTZ and RTC during main supply brownouts. Use Value: Enables accurate time correlation of cardiac events across multi-day recordings; 2.2V minimum operating voltage extends usable battery life. |
| Home Lighting Control Systems | Broadband Access Network Equipment |
Use Scenario: Smart lighting hubs managing dimming schedules, occupancy-triggered scenes, and firmware update persistence. IC Role / Device Role / Timing Role: DS28DG02G-3C+T serves as local scheduler and nonvolatile state keeper, using RTC alarm to wake MCU for scheduled light adjustments and PIOs to drive relay/LED indicators. Use Value: Reduces BOM count by consolidating timing, I/O, and memory; 12 PIOs support direct control of 12 zones without GPIO expanders. | Use Scenario: ONT and DSLAM units requiring reliable power-fail detection, configuration retention, and hardware reset coordination during firmware upgrades. IC Role / Device Role / Timing Role: DS28DG02G-3C+T delivers precise VCC reset supervision (2.97V trip), EEPROM-based config backup, and watchdog-enforced recovery after failed boot sequences. Use Value: Prevents bricking during field updates; factory-trimmed reset threshold ensures consistent behavior across production lots. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multifunction supervisory EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS28DG02E-3C+T | Same core functionality but in 28-pin TSSOP-EP (4.4mm) package; identical electrical specs and register map | Preferred where board space allows larger footprint and thermal performance via exposed paddle is less critical | Select DS28DG02E-3C+T for legacy TSSOP layouts; DS28DG02G-3C+T offers higher pin density and improved thermal resistance |
| MAX6361KA29+T | Dedicated 3.0V reset supervisor only; no EEPROM, RTC, PIO, or battery monitor - lacks functional integration | Suitable only for simple reset-only use cases; requires external RTC, memory, and I/O expansion | Choose MAX6361KA29+T only if system already implements discrete RTC/EEPROM/PIO and only needs precision reset supervision |
Compared with DS28DG02E-3C+T, the DS28DG02G-3C+T provides identical feature set in a smaller 6mm × 6mm QFN, improving board area efficiency; versus MAX6361KA29+T, it delivers full system integration-reducing component count, interconnect complexity, and qualification effort.
Availability
DS28DG02G-3C+T is available at Aetrix Electronics and suitable for asset-tracking systems, patient-monitoring devices, and broadband access network equipment requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for DS28DG02G-3C+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and digital ICs for industrial, medical, communications, and computing applications.
The DS28DG02 product line targets embedded systems needing consolidated supervisory functions - integrating EEPROM, RTC, reset, battery monitor, watchdog, and GPIO in a single SPI-accessible device for space-constrained, reliability-critical applications.
FAQ
What is the factory-set VCC reset threshold for DS28DG02G-3C+T?
The DS28DG02G-3C+T has a factory-set VCC reset threshold of 3.3V −5%, resulting in a nominal trip point of 2.97V at +25°C. This value is guaranteed between 2.97V and 3.14V at room temperature, with ±2.5% tolerance maintained across the full −40°C to +85°C operating range. The reset output RSTZ includes built-in hysteresis (0.4–0.6% of VTRIP) to prevent chatter during supply transients.
How does the DS28DG02G-3C+T RTC handle leap years?
The DS28DG02G-3C+T RTC automatically compensates for leap years by adding February 29 in any year divisible by 4, including year 2000. This logic remains accurate through year 2099. It does not account for the year 2100 exception (which is not a leap year), as the device's specified operating lifetime and data retention (40 years at +85°C) do not extend beyond that timeframe. Leap-year calculation occurs entirely in hardware and requires no software intervention.
Can DS28DG02G-3C+T operate without a backup battery connected to VBAT?
Yes, DS28DG02G-3C+T can operate without a VBAT connection: tie VBAT to VCC if no battery is used. In this configuration, the RTC continues running during normal operation but loses timekeeping during VCC power loss. The RSTZ output remains functional only while VCC is present; its battery-backed reset capability is disabled. All other features - EEPROM, PIO, watchdog, and VCC monitor - operate normally with VBAT = VCC.
What are the maximum sink/source capabilities of the PIO pins on DS28DG02G-3C+T?
Each PIO pin on DS28DG02G-3C+T supports up to 30mA sink current (VOL = 0.5V at VCC = 5.25V) and 12.5mA source current (VOH = 4.5V at VCC = 5.25V). Total combined sink/source current across all 12 PIOs must remain below 270mA (absolute maximum rating), minus 1.5mA reserved for EEPROM programming and SPI activity. Exceeding this limit risks permanent damage.
Is DS28DG02G-3C+T pin-compatible with DS28DG02E-3C+T?
No, DS28DG02G-3C+T is not pin-compatible with DS28DG02E-3C+T. The DS28DG02G-3C+T uses a 36-pin TQFN-EP package (6mm × 6mm), while DS28DG02E-3C+T uses a 28-pin TSSOP-EP package (4.4mm wide). Pin assignments differ significantly - for example, X1/X2 occupy pins 33/34 in the TQFN but pins 1/2 in the TSSOP, and several PIOs are relocated. Board layout and footprint must be redesigned when switching between these variants.
DS28DG02G-3C+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 36-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- -
- Access Time:
- -
- Voltage - Supply:
- 2.2V ~ 5.25V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 36-TQFN (6x6)
DS28DG02G-3C+T FAQ
1.How can I place an order for DS28DG02G-3C+T through Aetrix?
Please submit a Request for Quotation (RFQ) for DS28DG02G-3C+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS28DG02G-3C+T reliable?
The price and inventory of DS28DG02G-3C+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS28DG02G-3C+T is usually 5 days.
3.What payment methods are accepted for DS28DG02G-3C+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS28DG02G-3C+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS28DG02G-3C+T?
DS28DG02G-3C+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS28DG02G-3C+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS28DG02G-3C+T?
For technical support, including DS28DG02G-3C+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS28DG02G-3C+T requirements.
6.How does Aetrix verify that DS28DG02G-3C+T is sourced from the original manufacturer or authorized distributors?
All DS28DG02G-3C+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS28DG02G-3C+T meets industry standards.
7.What is the process for return or replacement of DS28DG02G-3C+T?
All DS28DG02G-3C+T units undergo pre-shipment inspection (PSI). If there is an issue with DS28DG02G-3C+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS28DG02G-3C+T part is unused and in its original packaging.
Return procedure for DS28DG02G-3C+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS28DG02G-3C+T Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

