Semtech Corporation GS1535BCFUE3
- Part No.:
- GS1535BCFUE3
- Manufacturer:
- Semtech Corporation
- Category:
- Video Processing
- Package:
- 64-LQFP
- Datasheet:
-
GS1535BCFUE3.pdf
- Description:
- IC VIDEO RECLOCKER 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,535
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
GS1535BCFUE3 from Gennum (now part of Semtech) is a multi-rate SMPTE-compliant SDI automatic reclocker IC that recovers embedded clock and retimes serial digital video data at 143–1485 Mb/s. It supports SMPTE 292M (HD-SDI), 259M (SD-SDI), 344M (ED-SDI), and DVB-ASI standards, features on-chip 50Ω differential termination, LVPECL-compatible outputs, and operates from a single 3.3V supply across 0°C to 70°C.
For engineers reviewing the GS1535BCFUE3 datasheet, pinout, applications, or equivalent options, this page delivers verified technical context, real-world timing performance metrics, functional pin mapping for LQFP-64 layout integration, HD/SD signal indication logic, and validated alternatives for broadcast infrastructure design.
Technical Context
The GS1535BCFUE3 implements a Slew Rate Phase-Locked Loop (S-PLL) architecture with dual acquisition loops - frequency acquisition (FA) for rapid lock and phase acquisition (PA) for precise jitter suppression. Its ring oscillator VCO is factory-trimmed and programmable via dividers to support all target rates including 1483.5/1485 Mb/s.
It integrates a 4:1 differential input multiplexer with on-chip 50Ω termination per channel, configurable auto/manual rate detection via AUTO/MAN and SS[2:0], and bypass control through BYPASS/AUTOBYPASS logic. The KBB pin sets loop bandwidth (e.g., 1.75 MHz at 1.485 Gb/s), and SD/HD output indicates locked standard (HIGH for SD rates, LOW for HD/non-SMPTE).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rates | 143, 177, 270, 360, 540, 1483.5, 1485 Mb/s - covers full SMPTE 259M/292M/344M and DVB-ASI compliance. |
| Input Jitter Tolerance | 0.8 UI worst-case - ensures robust lock under high-jitter SDI cable impairments. |
| Output Jitter (1485 Mb/s) | 0.02–0.13 UI - low residual jitter enables clean retransmission into downstream drivers like GS1528A. |
| Supply Voltage | 3.1–3.5 V - single 3.3V rail with ±0.2V tolerance simplifies power design. |
| Operating Temperature | 0°C to 70°C - industrial-grade range suitable for broadcast equipment enclosures. |
| Package | 64-pin LQFP - surface-mount footprint compatible with GS1535, GS9065, and GS9065B for drop-in replacement. |
| Termination | On-chip 50Ω differential input/output - eliminates external resistors and improves signal integrity. |
Pinout & Package
GS1535BCFUE3 is housed in a 64-pin LQFP package (10 mm × 10 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Gennum Data Sheet 40066-1 (June 2009), with dedicated differential I/O pairs, power domains (VCC_DDO, VCC_VCO, VCC_DIG, VCC_CP), and control logic pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DDI0–DDI3 (±) | Differential Serial Input Channels | Four independent SMPTE-compliant inputs; selected via DDI_SEL[1:0] for flexible source routing. |
| DDO/DDO | Differential Serial Output | LVPECL-compatible retimed output; drives 50Ω loads directly without external level-shifting. |
| AUTO/MAN | Mode Control Input | HIGH = auto-detect SMPTE rate; LOW = manual selection via SS[2:0] pins. |
| SD/HD | Standard Indication Output | HIGH = locked to SD rates (143–540 Mb/s); LOW = locked to HD (1485 Mb/s) or non-SMPTE mode. |
| LD | Lock Detect Output | Active-HIGH signal confirms PLL lock - used for system status monitoring and fault recovery. |
| ASI/177 | Rate Discrimination Input | HIGH disables 177 Mb/s detection to prevent false lock when receiving DVB-ASI at 270 Mb/s. |
| XTAL+, XTAL− | Crystal Oscillator Input | Accepts 14.140 MHz ±50 ppm reference crystal (e.g., GO1535) for VCO centering and fast synchronous lock. |
Key Features
| Feature | Design Value |
|---|---|
| Slew Rate PLL Architecture | Delivers stable loop bandwidth independent of input transition density - maintains 0.02 UI output jitter even with pathological patterns. |
| Integrated 4:1 Input Multiplexer | Enables seamless switching between four SDI sources without external mux ICs or layout rerouting. |
| Auto-Bypass on Loss-of-Lock | Preserves signal path integrity during transient unlock events via AUTOBYPASS pin - avoids blanking or corruption. |
| On-Chip 50Ω Termination | Eliminates need for external termination resistors on all DDI and DDO channels - reduces BOM count and PCB area. |
| SD/HD Output Signal | Directly interfaces with GS1528A Dual Slew-Rate Cable Driver to enable automatic slew-rate selection for SD vs HD signals. |
Applications
| Broadcast Video Routing Switcher | HD/SD-SDI Distribution Amplifier |
|---|---|
Use Scenario: A 32×32 SDI router accepts mixed SD, HD, and ED video feeds from cameras, recorders, and graphics systems. IC Role / Device Role / Timing Role: GS1535BCFUE3 acts as input reclocker per port - recovering clock and retiming data to eliminate accumulated jitter before matrix switching. Use Value: Enables error-free switching across SMPTE 259M/292M/344M rates without manual rate configuration or frame syncers. |
Use Scenario: A 1×8 HD-SDI distribution amplifier fans out a master camera feed to monitors, recorders, and transmission encoders. IC Role / Device Role / Timing Role: GS1535BCFUE3 serves as input stage reclocker - cleaning incoming 1.485 Gb/s signal before splitting and driving multiple coaxial outputs. Use Value: Reduces inter-symbol interference and maintains eye diagram integrity over long cable runs to downstream devices. |
| DVB-ASI Transport Stream Re-timer | Multi-Standard Broadcast Monitor Input |
Use Scenario: An ASI-to-IP gateway receives MPEG-TS over coax and converts to RTP streams for OTT delivery. IC Role / Device Role / Timing Role: GS1535BCFUE3 reclocks 270 Mb/s DVB-ASI input - suppressing jitter induced by long coax or RF impairments prior to demux processing. Use Value: Prevents TS packet loss and PCR drift by delivering low-jitter, retimed ASI to FPGA-based demultiplexers. |
Use Scenario: A professional waveform monitor accepts SDI inputs from diverse sources (studio, OB van, archive) operating at different SMPTE standards. IC Role / Device Role / Timing Role: GS1535BCFUE3 provides auto-sensing reclocking per input channel - detecting and locking to 143/270/1485 Mb/s without user intervention. Use Value: Eliminates manual input standard selection and enables plug-and-play compatibility with legacy and modern broadcast gear. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SDI reclocking applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| GS9065BCFUE3 | Supports only 143–540 Mb/s (no 1485 Mb/s); lacks SD/HD output; identical pinout and control logic. | Valid for SD/ED-SDI only systems; cannot replace GS1535BCFUE3 in HD-SDI or dual-standard designs. | Select GS9065BCFUE3 only if HD-SDI capability is unnecessary and cost reduction is prioritized. |
| LMH0384MTX/NOPB | TI device with integrated cable equalizer + reclocker; supports 143–2970 Mb/s; requires external loop filter; different pinout. | Used in single-chip front-end receivers where equalization and reclocking are co-located; not pin-compatible. | Choose LMH0384MTX/NOPB when replacing aging equalizer+reclocker combos and board redesign is acceptable. |
Compared with GS9065BCFUE3 and LMH0384MTX/NOPB, the GS1535BCFUE3 uniquely delivers full HD-SDI (1485 Mb/s) support with SD/HD status signaling and footprint compatibility with legacy Gennum reclockers - making it the only drop-in solution for upgrading existing SMPTE 292M infrastructure.
Availability
GS1535BCFUE3 is available at Aetrix Electronics and suitable for broadcast video routing switchers, HD/SD-SDI distribution amplifiers, DVB-ASI transport stream re-timers, and multi-standard broadcast monitor inputs requiring stable component supply and long-term lifecycle assurance.
Supply support for GS1535BCFUE3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Gennum Corporation, acquired by Semtech in 2013, specialized in high-speed analog and mixed-signal ICs for professional video, communications, and data center applications.
The GS1535BCFUE3 belongs to the HD-LINX® II family of multi-rate SDI reclockers, designed specifically for jitter-cleansing and format-transparent retiming in broadcast infrastructure equipment operating across SMPTE 259M/292M/344M standards.
FAQ
What video standards does the GS1535BCFUE3 support?
The GS1535BCFUE3 supports SMPTE 259M (SD-SDI), SMPTE 292M (HD-SDI), SMPTE 344M (ED-SDI), and DVB-ASI at 270 Mb/s. It locks to data rates of 143, 177, 270, 360, 540, 1483.5, and 1485 Mb/s. The GS1535BCFUE3 is explicitly compliant with these standards per its Gennum datasheet 40066-1, and its SD/HD output pin distinguishes between SD and HD locked states.
Does the GS1535BCFUE3 require an external crystal oscillator?
Yes, the GS1535BCFUE3 requires a 14.140 MHz ±50 ppm fundamental-mode crystal connected to XTAL+ and XTAL− pins. This crystal centers the internal VCO and enables fast synchronous lock. The GO1535 crystal from Gennum is specified for optimal performance. No external oscillator module is needed - the GS1535BCFUE3's internal oscillator buffer drives the crystal directly.
How does the GS1535BCFUE3 handle non-SMPTE data rates?
The GS1535BCFUE3 enters bypass mode for non-SMPTE data rates when configured via BYPASS or AUTOBYPASS pins. In bypass mode, the input signal passes directly to DDO/DDO outputs without reclocking. The ASI/177 pin further prevents false lock to 177 Mb/s when receiving DVB-ASI, ensuring reliable operation with non-standard or mixed-rate streams.
What is the function of the SD/HD pin on the GS1535BCFUE3?
The SD/HD pin on the GS1535BCFUE3 is an open-drain output that signals the locked video standard: HIGH indicates lock to SD rates (143–540 Mb/s), and LOW indicates lock to HD rates (1483.5/1485 Mb/s) or non-SMPTE operation. This pin directly controls slew-rate selection in companion drivers like the GS1528A, enabling automatic adaptation to signal bandwidth requirements.
Can the GS1535BCFUE3 be used with the GS1528A Cable Driver?
Yes, the GS1535BCFUE3 is designed for seamless interface with the GS1528A Dual Slew-Rate Cable Driver. Its LVPECL-compatible DDO/DDO outputs match the GS1528A's input requirements, and its SD/HD output pin directly selects the appropriate slew rate - eliminating external logic and simplifying timing-critical HD-SDI driver stages in broadcast hardware.
GS1535BCFUE3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Semtech Corporation
- Series:
- HD-LINX® II
- Package/Case:
- 64-LQFP
- Packaging:
- Tray
- Product Status:
- Obsolete
- Function:
- Reclocker
- Applications:
- Professional Video
- Standards:
- DVB-ASI, SMPTE
- Control Interface:
- Serial
- Voltage - Supply:
- 3.1V ~ 3.5V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 64-LQFP (10x10)
GS1535BCFUE3 FAQ
1.How can I place an order for GS1535BCFUE3 through Aetrix?
Please submit a Request for Quotation (RFQ) for GS1535BCFUE3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for GS1535BCFUE3 reliable?
The price and inventory of GS1535BCFUE3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for GS1535BCFUE3 is usually 5 days.
3.What payment methods are accepted for GS1535BCFUE3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for GS1535BCFUE3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for GS1535BCFUE3?
GS1535BCFUE3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your GS1535BCFUE3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for GS1535BCFUE3?
For technical support, including GS1535BCFUE3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your GS1535BCFUE3 requirements.
6.How does Aetrix verify that GS1535BCFUE3 is sourced from the original manufacturer or authorized distributors?
All GS1535BCFUE3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that GS1535BCFUE3 meets industry standards.
7.What is the process for return or replacement of GS1535BCFUE3?
All GS1535BCFUE3 units undergo pre-shipment inspection (PSI). If there is an issue with GS1535BCFUE3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The GS1535BCFUE3 part is unused and in its original packaging.
Return procedure for GS1535BCFUE3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
GS1535BCFUE3 Tags

-
HDMI2C1-6C1
STMicroelectronics

-
ADA4430-1YKSZ-R7
Analog Devices Inc.

-
LM1881MX/NOPB
Texas Instruments

-
SN75DP130SSRGZR
Texas Instruments

-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments

-
EQCO30R5.D
Microchip Technology

-
SII9022ACNU
Lattice Semiconductor Corporation

-
SN65DP159RGZR
Texas Instruments

-
SN65DP159RSBR
Texas Instruments

-
SN65DP141RLJR
Texas Instruments

-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

