My Inquiry
My Account
Semtech Corporation GS1560ACFE3
- Part No.:
- GS1560ACFE3
- Manufacturer:
- Semtech Corporation
- Category:
- Video Processing
- Package:
- 80-LQFP
- Datasheet:
-
GS1560ACFE3.pdf
- Description:
- IC VIDEO DESERIALIZER 80LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,624
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
GS1560ACFE3 from Gennum is a SMPTE 292M/259M-C and DVB-ASI compliant dual-rate reclocking deserializer with integrated NRZI→NRZ decoding, descrambling, 2×1 serial input mux, and 20-bit/10-bit CMOS parallel output. It supports HD-SDI (1.485 Gb/s), SD-SDI (270 Mb/s), and DVB-ASI (270 Mb/s) data rates, and features automatic standards detection, embedded error correction (CRC, TRS, EDH, ANC), and a wide ±0.3 UI input jitter tolerance. Used in broadcast video receivers for real-time signal recovery and integrity verification.
For engineers reviewing the GS1560ACFE3 datasheet, pinout, applications, or equivalent options, this page delivers verified electrical specs, confirmed SMPTE/DVB-ASI mode behavior, exact pin functions per official Gennum documentation, and validated alternatives for HD/SD video interface design.
Technical Context
The GS1560ACFE3 implements a dual-rate reclocker with external VCO support (GO1555/GO1525), loop bandwidth control via LB_CONT, and flywheel-based H/V/F timing extraction immune to noise. It performs SMPTE word alignment with descrambling or DVB-ASI 8b/10b decoding and K28.5 sync alignment - each mode fully independent and auto-detected.
Its dual serial input buffers (DDI1/DDI2 with TERM1/TERM2 termination) feed a 2×1 multiplexer controlled by IP_SEL; carrier detect inputs CD1/CD2 validate signal presence before lock. The device supports both master and slave modes via MASTER/SLAVE pin, with SD/HD pin indicating or selecting rate and SMPTE_BYPASS/DVB_ASI enabling protocol-specific processing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Compliance | SMPTE 292M (HD-SDI), SMPTE 259M-C (SD-SDI), and DVB-ASI standards - ensures interoperability with broadcast infrastructure equipment. |
| Data Rates | 1.485 Gb/s (HD), 1.485/1.001 Gb/s (HD), and 270 Mb/s (SD/DVB-ASI) - covers all major serial digital video formats without reconfiguration. |
| Input Jitter Tolerance | ±0.3 UI total (0.6 UI peak-to-peak) - enables robust locking under cable-induced jitter in long-run coaxial installations. |
| Parallel Output | 20-bit or 10-bit CMOS bus at 148.5 MHz / 74.25 MHz / 27 MHz / 13.5 MHz - matches pixel clock domains for HD/SD video processing pipelines. |
| Processing Features | CRC, TRS, line number, EDH, and ANC checksum error detection + correction - provides bit-level integrity assurance for broadcast-grade video payloads. |
| Power Supplies | 1.8 V core (CORE_VDD, PD_VDD, BUFF_VDD), 3.3 V charge pump (CP_VDD), and 3.3 V I/O (IO_VDD) - separates analog/digital domains to minimize noise coupling. |
| Interface | GSPI host interface (CS_TMS, SCLK_TCK, SDIN_TDI, SDOUT_TDO) and JTAG test port - enables register-level configuration and boundary scan validation. |
Pinout & Package
GS1560ACFE3 is housed in an 80-pin LQFP package (12 mm × 12 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments follow Gennum's official GS1560A pinout (Document 27360-12, pages 6–8).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DDI1 / DDI1, DDI2 / DDI2 | Differential serial input pairs | Accept SMPTE or DVB-ASI streams; terminated internally; selected via IP_SEL. |
| CD1 / CD2 | Carrier detect inputs | LVCMOS/LVTTL signals indicating valid input presence; mute outputs if HIGH. |
| PCLK | Parallel output clock | Provides synchronous timing for 20/10-bit CMOS data bus; frequency set by detected standard (148.5/74.25/27/13.5 MHz). |
| SDO / SDO | Reclocked serial loop-through outputs | GS1560A-only feature; output either buffered or reclocked stream; slew rate auto-adjusted per SD/HD setting. |
| SD/HD, SMPTE_BYPASS, DVB_ASI | Mode control inputs | Select operating protocol and data rate; enable/disable descrambling, 8b/10b decode, and I/O processing features. |
| DATA_ERROR, LOCKED, FIFO_LD | Status outputs | Real-time indication of data integrity failure, reclocker lock status, and FIFO load pulse for frame synchronization. |
Key Features
| Feature | Design Value |
|---|---|
| Auto-configured HD/SD mode switching | Eliminates manual rate selection - device detects 1.485 Gb/s vs. 270 Mb/s and configures descrambling or 8b/10b decode accordingly. |
| Integrated serial loop-through driver (GS1560A only) | Enables daisy-chain topology in receiver systems; supports reclocked or non-reclocked output with loss-of-signal mute and dual slew-rate control. |
| Flywheel-based H/V/F timing extraction | Derives stable horizontal, vertical, and field sync signals from noisy serial streams - critical for genlock and frame-accurate video processing. |
| Programmable I/O processing enable/disable | IOPROC_EN/DIS pin globally gates EDH, CRC, TRS, ANC, and illegal code remapping - simplifies debug and reduces latency when correction not required. |
| SMPTE 352M payload ID detection | Identifies embedded video standard (e.g., 1080i, 720p) and data format directly from ancillary packets - enables automatic downstream format adaptation. |
Applications
| Broadcast HD-SDI Receiver | SD-SDI Video Distribution Hub |
|---|---|
|
Use Scenario: Receiving uncompressed 1080p60 video over coaxial cable in OB vans or studio routers. IC Role / Device Role / Timing Role: Deserializes and reclocks SMPTE 292M stream, extracts H/V/F timing, corrects TRS and line-based CRC errors, and outputs 20-bit parallel video to FPGA processing block. Use Value: Maintains pixel-perfect integrity across 100+ meter cable runs while enabling real-time error logging and automatic format identification via SMPTE 352M. |
Use Scenario: Aggregating multiple SD-SDI feeds into a central monitoring wall with format conversion and overlay capability. IC Role / Device Role / Timing Role: Deserializes SMPTE 259M-C signals, performs EDH CRC correction, generates stable PCLK at 27 MHz, and drives parallel bus to video scaler ASIC. Use Value: Guarantees frame-accurate sync and eliminates burst errors caused by cable attenuation or connector wear in multi-channel distribution systems. |
| DVB-ASI Transport Stream Decoder | Multi-Standard Broadcast Test Equipment |
|
Use Scenario: Demodulating and validating DVB-ASI transport streams in headend monitoring units prior to MPEG multiplexing. IC Role / Device Role / Timing Role: Performs 8b/10b decoding and K28.5 word alignment on 270 Mb/s ASI stream, detects illegal codes, and flags packet-level CRC failures on DATA_ERROR pin. Use Value: Enables deterministic ASI stream health assessment without requiring full demux logic - reduces BOM cost and board space in compact test modules. |
Use Scenario: Field-deployable analyzer verifying SMPTE, DVB-ASI, and hybrid signal compliance in broadcast installation and maintenance. IC Role / Device Role / Timing Role: Dual-input deserializer with auto-detection of HD/SD/DVB-ASI protocols; outputs parallel data and status flags (LOCKED, DATA_ERROR) to microcontroller host. Use Value: Single-chip support for three major broadcast standards eliminates need for separate receiver ICs - accelerates time-to-test and simplifies firmware calibration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial digital deserializer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| GS1561CFE3 | Omits SDO/SDO loop-through driver and RSET/CD_VDD/CD_GND pins; identical deserialization, reclocking, and processing core. | Used where serial loop-through is unnecessary - e.g., single-receiver endpoint rather than daisy-chained node. | Select GS1561CFE3 to reduce power, simplify layout, and avoid unused driver circuitry. |
| LMH0384SQ/NOPB | TI device with integrated cable equalizer; supports same SMPTE 292M/259M-C but lacks DVB-ASI 8b/10b decode and SMPTE 352M ID detection. | Targeted at HD-SDI-only systems requiring on-chip equalization; no native DVB-ASI or advanced error correction. | Choose LMH0384SQ/NOPB when cable equalization is needed on-board and DVB-ASI support is not required. |
Compared with GS1560ACFE3, GS1561CFE3 removes loop-through functionality while preserving full deserialization and error handling, making it suitable for endpoint receivers; LMH0384SQ/NOPB adds equalization but sacrifices DVB-ASI compatibility and SMPTE payload ID awareness - limiting use to HD/SD-SDI-only broadcast paths.
Availability
GS1560ACFE3 is available at Aetrix Electronics and suitable for broadcast video receivers, SDI distribution hubs, DVB-ASI test equipment, and multi-standard monitoring systems requiring stable component supply across extended production lifecycles.
Supply support for GS1560ACFE3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Gennum Corporation was a fabless semiconductor company specializing in high-speed serial interface ICs for professional video, broadcast, and communications infrastructure before its acquisition by Semtech in 2011.
The GS1560A series belongs to Gennum's HD-LINX® II family, designed specifically for robust, standards-compliant deserialization of SMPTE and DVB-ASI serial digital video streams in mission-critical broadcast environments.
FAQ
What video standards does the GS1560ACFE3 support?
The GS1560ACFE3 supports SMPTE 292M (HD-SDI at 1.485 Gb/s), SMPTE 259M-C (SD-SDI at 270 Mb/s), and DVB-ASI (270 Mb/s). It auto-detects incoming data rate and protocol, then configures descrambling, 8b/10b decoding, or word alignment accordingly - all confirmed in Gennum Document 27360-12 sections 4.6–4.8.
Does GS1560ACFE3 include a built-in cable driver?
Yes, GS1560ACFE3 includes an integrated serial digital loop-through cable driver (SDO/SDO outputs), a feature exclusive to the GS1560A variant. It supports selectable reclocked or non-reclocked output, loss-of-signal mute, and automatic slew-rate adjustment based on SD/HD pin state - detailed in section 4.4 of the GS1560A/GS1561 datasheet.
How does GS1560ACFE3 handle error correction?
GS1560ACFE3 detects and corrects line-based CRC (HD), TRS, EDH CRC (SD), ANC checksum, and line number errors. Corrections are applied in real time to the parallel output bus; illegal code remapping is also supported. All features are individually controllable via IOPROC_EN/DIS and internal registers - per sections 4.10.5 and 4.10.6 of the datasheet.
What is the function of the FW_EN/DIS pin on GS1560ACFE3?
The FW_EN/DIS pin enables or disables the internal flywheel circuit used for noise-immune H, V, and F timing signal extraction. When enabled, it stabilizes sync generation during periods of high jitter or intermittent signal loss - a key requirement for broadcast genlock applications, as specified in section 4.7.2 of the GS1560A/GS1561 datasheet.
Can GS1560ACFE3 operate in both master and slave modes?
Yes, GS1560ACFE3 operates in master or slave mode controlled by the MASTER/SLAVE pin. In master mode, it drives SD/HD and SMPTE_BYPASS outputs; in slave mode, those pins become inputs for external configuration. Mode selection affects register access and status reporting - fully documented in section 4.6 of the datasheet.
GS1560ACFE3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Semtech Corporation
- Series:
- HD-LINX® II
- Package/Case:
- 80-LQFP
- Packaging:
- Tray
- Product Status:
- Obsolete
- Function:
- Deserializer
- Applications:
- Professional Video
- Standards:
- SMPTE
- Control Interface:
- Serial
- Voltage - Supply:
- 1.65V ~ 1.95V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 80-LQFP (14x14)
GS1560ACFE3 FAQ
1.How can I place an order for GS1560ACFE3 through Aetrix?
Please submit a Request for Quotation (RFQ) for GS1560ACFE3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for GS1560ACFE3 reliable?
The price and inventory of GS1560ACFE3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for GS1560ACFE3 is usually 5 days.
3.What payment methods are accepted for GS1560ACFE3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for GS1560ACFE3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for GS1560ACFE3?
GS1560ACFE3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your GS1560ACFE3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for GS1560ACFE3?
For technical support, including GS1560ACFE3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your GS1560ACFE3 requirements.
6.How does Aetrix verify that GS1560ACFE3 is sourced from the original manufacturer or authorized distributors?
All GS1560ACFE3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that GS1560ACFE3 meets industry standards.
7.What is the process for return or replacement of GS1560ACFE3?
All GS1560ACFE3 units undergo pre-shipment inspection (PSI). If there is an issue with GS1560ACFE3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The GS1560ACFE3 part is unused and in its original packaging.
Return procedure for GS1560ACFE3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
GS1560ACFE3 Tags
-
HDMI2C1-6C1
STMicroelectronics
-
ADA4430-1YKSZ-R7
Analog Devices Inc.
-
LM1881MX/NOPB
Texas Instruments
-
SN75DP130SSRGZR
Texas Instruments
-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments
-
EQCO30R5.D
Microchip Technology
-
SII9022ACNU
Lattice Semiconductor Corporation
-
SN65DP159RGZR
Texas Instruments
-
SN65DP159RSBR
Texas Instruments
-
SN65DP141RLJR
Texas Instruments
-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
